论文信息 - High-Speed Monolithic Multipliers for Real-Time Digital Signal Processing

High-Speed Monolithic Multipliers for Real-Time Digital Signal Processing

Real-time digital signal processing requires very fast multiplication, which is now becoming possible using mathematical techniques to take advantage of single-chip multipliers.

Shlomo Waser | S. Waser

[1] Louis P. Rubinfield. A Proof of the Modified Booth's Algorithm for Multiplication , 1975, IEEE Transactions on Computers.

[2] D. H. Jacobsohn,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[3] William J. Kubitz,et al. A Compact High-Speed Parallel Multiplication Scheme , 1977, IEEE Transactions on Computers.

[4] Thomas A. Brubaker,et al. Multiplication UsingLogarithms Implemented withRead-OnlyMemory. , 1975 .

[5] O. L. Macsorley. High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.

[6] Shmuel Winograd,et al. On the Time Required to Perform Multiplication , 1967, JACM.

[7] Shmuel Winograd,et al. On the Time Required to Perform Addition , 1965, JACM.

[8] Andrew D. Booth,et al. A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .