Exploring Feasibilities of Symmetry Islands and Monotonic Current Paths in Slicing Trees for Analog Placement

Although modern analog placement algorithms aimed to minimize area and wirelength while satisfying symmetry, proximity, and other placement constraints, the generated layout does not reflect the circuit performance very well because of the routing-induced parasitics on the critical current/signal paths. To simultaneously consider symmetry, wirelength, area utilization, and current/signal paths during analog placement, this paper explores the feasibilities of symmetry islands and monotonic current paths in slicing trees for analog placement optimization. Experimental results show that the proposed formulation and algorithms can generate much more compact layouts resulting in similar or even better circuit performance compared with the previous work.

[1]  Melanie Hartmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[2]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Evangeline F. Y. Young,et al.  Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Di Long,et al.  Signal-path driven partition and placement for analog circuit , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[5]  Evangeline F. Y. Young,et al.  Slicing floorplans with range constraint , 1999, ISPD '99.

[6]  Florin Balasa,et al.  On the exploration of the solution space in analog placement with symmetry constraints , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Frank M. Johannes,et al.  TINA: analog placement using enumerative techniques capable of optimizing both area and net length , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[8]  Ulf Schlichtmann,et al.  Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[9]  Tsung-Yi Ho,et al.  Performance-driven analog placement considering monotonic current paths , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[10]  Martin D. F. Wong,et al.  Slicing tree is a complete floorplan representation , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[11]  Yao-Wen Chang,et al.  Thermal-driven analog placement considering device matching , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[12]  José Luis Huertas,et al.  A performance-driven placement algorithm with simultaneous Place&Route optimization for analog ICs , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[13]  Yao-Wen Chang,et al.  A corner stitching compliant B∗-tree representation and its applications to analog placement , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[14]  Florin Balasa.  Modeling non-slicing floorplans with binary trees , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[15]  Rob A. Rutenbar,et al.  ILAC: An Automated Layout Tool for Analog CMOS Circuits , 2002 .

[16]  Di Long,et al.  Thermal-driven Symmetry Constraint for Analog Layout with CBL Representation , 2006, 2007 Asia and South Pacific Design Automation Conference.

[17]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[18]  Halim Fathoni,et al.  DEPARTMENT OF COMPUTER SCIENCE AND INFORMATION ENGINEERING , 2008 .

[19]  Yao-Wen Chang,et al.  Placement with symmetry constraints for analog layout design using TCG-S , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[20]  Florin Balasa,et al.  Using Non-slicing Topological Representations for Analog Placement , 2001 .

[21]  Florin Balasa,et al.  Placement with symmetry constraints for analog layout using red-black trees , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[22]  Yao-Wen Chang,et al.  Analog Placement Based on Symmetry-Island Formulation , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Takao Ito,et al.  Regularity-oriented analog placement with diffusion sharing and well island generation , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[24]  Florin Balasa,et al.  Symmetry within the sequence-pair representation in the context ofplacement for analog design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Florin Balasa,et al.  Using red-black interval trees in device-level analog placement with symmetry constraints , 2003, ASP-DAC '03.

[26]  Chris C. N. Chu,et al.  DeFer: Deferred Decision Making Enabled Fixed-Outline Floorplanning Algorithm , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Shuenn-Yuh Lee,et al.  Augmenting slicing trees for analog placement , 2012, 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[28]  Chung-Kuan Cheng,et al.  Block placement with symmetry constraints based on the O-tree non-slicing representation , 2000, DAC.

[29]  Florin Balasa,et al.  Topological Placement with Multiple Symmetry Groups of Devices for Analog Layout Design , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[30]  Florin Balasa,et al.  Efficient solution space exploration based on segment trees in analog placement with symmetry constraints , 2002, ICCAD 2002.

[31]  Martin D. F. Wong,et al.  Optimal redistribution of white space for wire length minimization , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[32]  Chien-Hung Chen,et al.  Fast analog layout prototyping for nanometer design migration , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[33]  Shyh-Chang Lin,et al.  Analog placement based on hierarchical module clustering , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[34]  Evangeline F. Y. Young,et al.  Slicing floorplans with boundary constraints , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[35]  Martin D. F. Wong,et al.  A New Algorithm for Floorplan Design , 1986, 23rd ACM/IEEE Design Automation Conference.

[36]  Jai-Ming Lin,et al.  Performance-driven analog placement considering boundary constraint , 2010, Design Automation Conference.

[37]  Evangeline F. Y. Young,et al.  Analog placement with common centroid and 1-D symmetry constraints , 2009, 2009 Asia and South Pacific Design Automation Conference.

[38]  Evangeline F. Y. Young,et al.  Slicing floorplans with pre-placed modules , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[39]  Yao-Wen Chang,et al.  Heterogeneous B∗-trees for analog placement with symmetry and regularity considerations , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[40]  Florin Balasa,et al.  Module placement for analog layout using the sequence-pair representation , 1999, DAC '99.