A 990-$\mu\hbox{W}$ 1.6-GHz PLL Based on a Novel Supply-Regulated Active-Loop-Filter VCO

A low-power 1.6-GHz phase-locked loop (PLL) based on a novel supply-regulated voltage-controlled oscillator (SR-VCO) including an active-loop filter (ALF) is realized. In this PLL, an active RC filter is combined with SR-VCO, achieving the advantages of ALF PLL without penalties in power consumption or phase noises. The PLL has measured rms jitter of 4.82 ps, and its core consumes 990 μW from 1-V supply while the chip area is 420 × 570 μm2 including on-chip passive components required for the ALF and the supply regulator.

[1]  S. Dosho,et al.  A design of a compact 2 GHz-PLL with a new adaptive active loop filter circuit , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[2]  E. Alon,et al.  Replica compensated linear regulators for supply-regulated phase-locked loops , 2006, IEEE Journal of Solid-State Circuits.

[3]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[4]  N. Joel.  Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers , 2004 .

[5]  Xiao Pu,et al.  Area-Efficient Low-Noise Low-Spur Architecture for an Analog PLL Working From a Low Frequency Reference , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Un-Ku Moon,et al.  A 0.5-GHz to 2.5-GHz PLL With Fully Differential Supply Regulated Tuning , 2006, IEEE Journal of Solid-State Circuits.

[7]  Suki Kim,et al.  A wide range PLL for 64X speed CD-ROMs & 10X speed DVD-ROMs , 2000, IEEE Trans. Consumer Electron..

[8]  Zdenko Brezović,et al.  Active RC notch filter for phase-locked loop , 2010, 20th International Conference Radioelektronika 2010.

[9]  Behzad Razavi,et al.  A study of oscillator jitter due to supply and substrate noise , 1999 .