Dual fixed-point CORDIC processor: Architecture and FPGA implementation

We introduce Dual Fixed Point CORDIC, that provides a compromise between Fixed Point and Floating Point CORDIC hardware implementations. A fully parameterized hardware is presented that allows for extensive exploration of the resources-accuracy design space, from which we generate optimal (in the multi-objective sense) realizations. We compare Fixed Point, Dual Fixed Point, and Floating Point CORDIC units in terms of resources and accuracy. Results show the effectiveness of Dual Fixed Point for CORDIC implementation where the increase in resources is largely offset by the high accuracy improvements.

[1]  Peter Y. K. Cheung,et al.  Dual Fixed-Point: An Efficient Alternative to Floating-Point Computation , 2004, FPL.

[2]  Daniel Llamocca,et al.  A Dynamically Reconfigurable Pixel Processor System Based on Power/Energy-Performance-Accuracy Optimization , 2013, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Xiaobo Sharon Hu,et al.  Expanding the Range of Convergence of the CORDIC Algorithm , 1991, IEEE Trans. Computers.

[4]  Daniel Llamocca,et al.  Floating point CORDIC-based architecture for powering computation , 2015, 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[5]  Marios S. Pattichis,et al.  A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs , 2011, Int. J. Reconfigurable Comput..

[6]  Kavita Khare,et al.  Scale-Free Hyperbolic CORDIC Processor and Its Application to Waveform Generation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  D. R. Llamocca-Obregón,et al.  A fixed-point implementation of the expanded hyperbolic CORDIC algorithm , 2007 .

[8]  Peter Y. K. Cheung,et al.  Error modelling of dual fixed-point arithmetic and its application in field programmable logic , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[9]  K. Sridharan,et al.  50 Years of CORDIC: Algorithms, Architectures, and Applications , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Daniel Llamocca,et al.  Dynamic Energy, Performance, and Accuracy Optimization and Management Using Automatically Generated Constraints for Separable 2D FIR Filtering for Digital Video Processing , 2014, TRETS.

[11]  Sherief Reda,et al.  Fast Design Exploration for Performance, Power and Accuracy Tradeoffs in FPGA-Based Accelerators , 2014, TRETS.

[12]  Daniel Llamocca,et al.  CORDIC-based Architecture for Powering Computation in Fixed-Point Arithmetic , 2016, ArXiv.