Systolic algorithms and a memory-based design approach for a unified architecture for the computation of DCT/DST/IDCT/IDST

In this paper, an efficient design approach for a unified very large-scale integration (VLSI) implementation of the discrete cosine transform/discrete sine transform/inverse discrete cosine transform/inverse discrete sine transform based on an appropriate formulation of the four transforms into cyclic convolution structures is presented. This formulation allows an efficient memory-based systolic array implementation of the unified architecture using dual-port ROMs and appropriate hardware sharing methods. The performance of the unified design is compared to that of some of the existing ones. It is found that the proposed design provides a superior performance in terms of the hardware complexity, speed, I/O costs, in addition to such features as regularity, modularity, pipelining capability, and local connectivity, which make the unified structure well suited for VLSI implementation.

[1]  H. Kekre,et al.  Comparative performance of various trigonometric unitary transforms for transform image coding , 1978 .

[2]  C.-W. Jen,et al.  The design of a systolic array with tags input , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[3]  Lap-Pui Chau,et al.  Direct formulation for the realization of discrete cosine transform using recursive structure , 1995 .

[4]  C. Rader.  Discrete Fourier transforms when the number of data samples is prime , 1968 .

[5]  N. Rama Murthy,et al.  On the real-time computation of DFT and DCT through systolic architectures , 1994, IEEE Trans. Signal Process..

[6]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[7]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[8]  Wen-Hsien Fang,et al.  Unified Fully-Pipelined VLSI Implementations of the One-and Two-Dimensional Real Discrete Trigonometric Transforms , 1999 .

[9]  Wen-Hsien Fang,et al.  An efficient unified systolic architecture for the computation of discrete trigonometric transforms , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[10]  Its'hak Dinstein,et al.  DCT/DST alternate-transform image coding , 1990, IEEE Trans. Commun..

[11]  Masahiko Yoshimoto,et al.  A 100-MHz 2-D discrete cosine transform core processor , 1992 .

[12]  Thanos Stouraitis,et al.  A systolic array architecture for the discrete sine transform , 2002, IEEE Trans. Signal Process..

[13]  Earl E. Swartzlander,et al.  DCT Implementation with Distributed Arithmetic , 2001, IEEE Trans. Computers.

[14]  Ting Chen,et al.  VLSI implementation of a 16*16 discrete cosine transform , 1989 .

[15]  K. J. Ray Liu,et al.  Discrete-cosine/sine-transform based motion estimation , 1994, Proceedings of 1st International Conference on Image Processing.

[16]  Chein-Wei Jen,et al.  Unified array architecture for discrete cosine transform, sine transform and their inverses , 1995 .

[17]  Doru-Florin Chiper.  A systolic array algorithm for an efficient unified memory-based implementation of the inverse discrete cosine and sine transforms , 1999, Proceedings 1999 International Conference on Image Processing (Cat. 99CH36348).

[18]  A. Jain,et al.  A Fast Karhunen-Loeve Transform for a Class of Random Processes , 1976, IEEE Trans. Commun..

[19]  W. Siu,et al.  On the realization of discrete cosine transform using the distributed arithmetic , 1992 .

[20]  Sung Bum Pan,et al.  Unified systolic arrays for computation of the DCT/DST/DHT , 1997, IEEE Trans. Circuits Syst. Video Technol..

[21]  Ming-Chang Wu,et al.  A unified systolic array for discrete cosine and sine transforms , 1991, IEEE Trans. Signal Process..

[22]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .

[23]  Chein-Wei Jen,et al.  The efficient memory-based VLSI array designs for DFT and DCT , 1992 .

[24]  Jiun-In Guo,et al.  A generalized architecture for the one-dimensional discrete cosine and sine transforms , 2001, IEEE Trans. Circuits Syst. Video Technol..

[25]  Anil K. Jain.  Fundamentals of Digital Image Processing , 2018, Control of Color Imaging Systems.

[26]  Chih-Peng Fan,et al.  Compact recursive structures for discrete cosine transform , 2000 .

[27]  J. G. McWhirter,et al.  Algorithmic engineering in adaptive signal processing , 1992 .

[28]  M.N.S. Swamy,et al.  Vector computation of the discrete Fourier transform , 1999 .

[29]  H. T. Kung.  Why systolic architectures? , 1982, Computer.