A decade of reconfigurable computing: a visionary retrospective

The paper surveys a decade of R&D on coarse grain reconfigurable hardware and related CAD, points out why this emerging discipline is heading toward a dichotomy of computing science, and advocates the introduction of a new soft machine paradigm to replace CAD by compilation.

[1]  Maya Gokhale,et al.  NAPA C: compiling for a hybrid RISC/FPGA architecture , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[2]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[3]  Francky Catthoor,et al.  Custom Memory Management Methodology , 1998, Springer US.

[4]  Brent E. Nelson,et al.  Using general-purpose programming languages for FPGA design , 2000, Proceedings 37th Design Automation Conference.

[5]  Kunle Olukotun,et al.  REMARC : Reconfigurable Multimedia Array Coprocessor , 1999 .

[6]  Xinan Tang,et al.  A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors , 2000, FPL.

[7]  Jan M. Rabaey,et al.  A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths , 1992 .

[8]  Reiner W. Hartenstein,et al.  A novel paradigm of parallel computation and its use to implement simple high-performance hardware , 1992, Future Gener. Comput. Syst..

[9]  Michael John Sebastian Smith,et al.  Internet Connected FPL , 2000, FPL.

[10]  Reiner W. Hartenstein,et al.  An Internet Based Development Framework for Reconfigurable Computing , 1999, FPL.

[11]  Francky Catthoor,et al.  Interactive co-design of high throughput embedded multimedia , 2000, Proceedings 37th Design Automation Conference.

[12]  Reiner W. Hartenstein,et al.  High Performance Computing: über Szenen und Krisen , 2000 .

[13]  Vivek Sarkar,et al.  Space-time scheduling of instruction-level parallelism on a raw machine , 1998, ASPLOS VIII.

[14]  Jan M. Rabaey,et al.  A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.

[15]  Duncan H. Lawrie,et al.  On the Performance Enhancement of Paging Systems Through Program Analysis and Transformations , 1981, IEEE Transactions on Computers.

[16]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[17]  Reiner W. Hartenstein,et al.  KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array , 2000, ASP-DAC.

[18]  Juanjo Noguera,et al.  A HW/SW partitioning algorithm for dynamically reconfigurable architectures , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[19]  Diederik Verkest,et al.  Global multimedia system design exploration using accurate memory organization feedback , 1999, DAC '99.

[20]  Ken Kennedy,et al.  Automatic loop interchange , 2004, SIGP.

[21]  Reiner W. Hartenstein,et al.  A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware , 1990, CONPAR.

[22]  Csaba Andras Moritz,et al.  Hot Pages: Software Caching for Raw Microprocessors , 1999 .

[23]  H. De Man,et al.  Optimization of memory organization and hierarchy for decreased size and power in video and image processing systems , 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing.

[24]  Miodrag Potkonjak,et al.  An integrated system for rapid prototyping of high performance algorithm specific data paths , 1992, [1992] Proceedings of the International Conference on Application Specific Array Processors.

[25]  Jan M. Rabaey,et al.  Reconfigurable processing: the solution to low-power programmable DSP , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[26]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[27]  Reiner W. Hartenstein,et al.  A general approach in system design integrating reconfigurable accelerators , 1996, 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.

[28]  Jürgen Becker,et al.  A novel sequencer hardware for application specific computing , 1997, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors.

[29]  John Wawrzynek,et al.  Instruction-Level Parallelism for Reconfigurable Computing , 1998, FPL.

[30]  Pao-Ann Hsiung,et al.  PSM: an object-oriented synthesis approach to multiprocessor system design , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[31]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Re-configurable Architecture , 2000 .

[32]  Kunle Olukotun,et al.  REMARC (abstract): reconfigurable multimedia array coprocessor , 1998, FPGA '98.

[33]  Rajeev Barua,et al.  Maps: a compiler-managed memory system for raw machines , 1999, ISCA.

[34]  Carl Ebeling,et al.  RaPiD - Reconfigurable Pipelined Datapath , 1996, FPL.

[35]  Ulrich Nageldinger,et al.  Coarse-grained reconfigurable architecture design space exploration , 2001 .

[36]  V. Rich.  Personal communication , 1989, Nature.

[37]  David W. Knapp,et al.  The ADAM design planning engine , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[38]  Seth Copen Goldstein,et al.  PipeRench: a co/processor for streaming multimedia acceleration , 1999, ISCA.

[39]  Miodrag Potkonjak,et al.  Power efficient mediaprocessors: design space exploration , 1999, DAC '99.

[40]  Reiner W. Hartenstein,et al.  MOM-map-oriented machine-a partly custom-designed architecture compared to standard hardware , 1989, Proceedings. VLSI and Computer Peripherals. COMPEURO 89.

[41]  Tsugio Makimoto,et al.  The Rising Wave of Field Programmability , 2000, FPL.

[42]  David B. Loveman,et al.  Program Improvement by Source-to-Source Transformation , 1977, J. ACM.

[43]  Francky Catthoor,et al.  Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .

[44]  Juanjo Noguera,et al.  Run-time HW/SW codesign for discrete event systems using dynamically reconfigurable architectures , 2000, ISSS '00.

[45]  Seth Copen Goldstein,et al.  Fast compilation for pipelined reconfigurable fabrics , 1999, FPGA '99.

[46]  Helmut Reinig.  A scalable architecture for custom computing , 1999 .

[47]  Leslie Lamport,et al.  The parallel execution of DO loops , 1974, CACM.

[48]  Gerd von Cölln,et al.  Lower bounds on the power consumption in scheduled data flow graphs with resource constraints , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[49]  Hugo De Man,et al.  Minimizing the required memory bandwidth in VLSI system realizations , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[50]  André DeHon,et al.  Reconfigurable architectures for general-purpose computing , 1996 .

[51]  Juan Carlos López,et al.  Design assistance for CAD frameworks , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[52]  N. Tredennick.  Technology and business: forces driving microprocessor evolution , 1995 .

[53]  Reiner W. Hartenstein,et al.  Design-Space Exploration of Low Power Coarse Grained Reconfigurable Datapath Array Architectures , 2000, PATMOS.

[54]  Reiner W. Hartenstein,et al.  A datapath synthesis system for the reconfigurable datapath architecture , 1995, ASP-DAC '95.

[55]  A. G. Hirschbiel,et al.  A Novel ASIC Design Approach based on a New Machine Paradigm , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[56]  David A. Padua,et al.  A Second Opinion on Data Flow Machines and Languages , 1982, Computer.

[57]  Jürgen Becker.  A partitioning compiler for computers with Xputer-based accelerators , 1997 .

[58]  Peter M. Athanas,et al.  Colt: an experiment in wormhole run-time reconfiguration , 1996, Other Conferences.

[59]  J. Noguera,et al.  Run-time HW/SW codesign for discrete event systems using dynamically reconfigurable architectures , 2000, Proceedings 13th International Symposium on System Synthesis.

[60]  Monica S. Lam,et al.  Maximizing Multiprocessor Performance with the SUIF Compiler , 1996, Digit. Tech. J..

[61]  Miodrag Potkonjak,et al.  A methodology for guided behavioral-level optimization , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[62]  Carl Ebeling,et al.  Placement and routing tools for the Triptych FPGA , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[63]  P.G. Paulin,et al.  Algorithms for high-level synthesis , 1989, IEEE Design & Test of Computers.

[64]  Reiner W. Hartenstein,et al.  Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures , 2000, FPL.

[65]  Tom Kean.  It's FPL, Jim - But Not as We Know It! Opportunities for the New Commercial Architectures , 2000, FPL.

[66]  Miodrag Potkonjak,et al.  A Scheduling and Resource Allocation Algorithm for Hierarchical Signal Flow Graphs , 1989, 26th ACM/IEEE Design Automation Conference.

[67]  Wayne Luk,et al.  Pipeline vectorization for reconfigurable systems , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).

[68]  Jürgen Becker,et al.  Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[69]  Eike Schmidt,et al.  Lower bounds on the power consumption in scheduled data flow graphs with resource constraints (poster paper) , 2000, DATE '00.

[70]  Jean Vuillemin,et al.  A reconfigurable arithmetic array for multimedia applications , 1999, FPGA '99.

[71]  R. Hartenstein,et al.  KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array architectures , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[72]  Jürgen Becker,et al.  Data-Procedural Languages for FPL-based Machines , 1994, FPL.

[73]  Karin Schmidt.  A program partitioning, restructuring, and mapping method for Xputers , 1995 .