Improving Execution Speed of FPGA using Dynamically Reconfigurable Technique

This paper studies issues concerning dynamically reconfigurable FPGA (DRFPGA). It reports the architecture and performance of Flexible Processor III (FP3), a newly proposed DRFPGA. The FP3 employs a new shift register-type temporal interconnect to reduce operation delay. Designed and fabricated in 0.35mum 2P3M CMOS technology, FP3 works correctly as a multi-context FPGA. Our experimental results show that there exist cases where the best user circuit speed was achieved when 2 contexts were in use for a benchmark circuit. This is because of the reduction of buffers in the critical path by temporal partitioning.

[1]  K. Kotani,et al.  The Flexible Processor-dynamically reconfigurable logic array for personal-use emulation system , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[2]  Steven Trimberger,et al.  A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[3]  N. Miyamoto,et al.  A Personal-Use Single-Chip Emulator Using Dynamically Reconfigurable Logic Array , 2005, 2005 IEEE Asian Solid-State Circuits Conference.