An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration

An 11 b 800MS/S time-interleaved ADC is implemented in a 90nm CMOS process for a 10GBase-T application. A single open-loop T/H circuit using a cascode source follower achieves high resolution and conversion rate. The offset and gain mismatches are corrected by the digital background calibration. The measured DNL and INL are <0.5LSB and <1.6LSB, respectively. The measured SNDRs are 58 and 54dB for 15 and 400MHz inputs, respectively. The 1.4mm2 ADC consumes 350mW from a 1.3V supply (1.5V for T/H).

[1]  Jingbo Wang,et al.  A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture , 2006, IEEE Journal of Solid-State Circuits.

[2]  Abdollah Khoei,et al.  A highly linear cascode-driver CMOS source-follower buffer , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[3]  Mario Rafael Hueda,et al.  Compensation of track and hold frequency response mismatches in interleaved analog to digital converters for high-speed communications , 2006, 2006 IEEE International Symposium on Circuits and Systems.