Leakage energy reduction for hard real-time caches
暂无分享,去创建一个
[1] Margaret Martonosi,et al. Cache decay: exploiting generational behavior to reduce cache leakage power , 2001, ISCA 2001.
[2] Damien Hardy,et al. WCET Analysis of Multi-Level Set-Associative Data Caches , 2009, WCET.
[3] Per Stenström,et al. Timing anomalies in dynamically scheduled microprocessors , 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054).
[4] Abhik Roychoudhury,et al. Scope-Aware Data Cache Analysis for WCET Estimation , 2011, 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium.
[5] Wei Zhang,et al. PEG-C: Performance Enhancement Guaranteed Cache for Hard Real-Time Systems , 2014, IEEE Embedded Systems Letters.
[6] Bruce Jacob,et al. Cache Design for Embedded Real-Time Systems , 1999 .
[7] Miodrag Potkonjak,et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[8] Reinhard Wilhelm,et al. Cache Behavior Prediction by Abstract Interpretation , 1996, Sci. Comput. Program..
[9] Peter Marwedel,et al. Influence of memory hierarchies on predictability for time constrained embedded software , 2005, Design, Automation and Test in Europe.
[10] T. Mudge,et al. Drowsy caches: simple techniques for reducing leakage power , 2002, Proceedings 29th Annual International Symposium on Computer Architecture.
[11] David B. Whalley,et al. Bounding worst-case instruction cache performance , 1994, 1994 Proceedings Real-Time Systems Symposium.