Energy optimizations for FPGA-based 2-D FFT architecture
暂无分享,去创建一个
[1] Hong Ren Wu,et al. The structure of vector radix fast Fourier transforms , 1989, IEEE Trans. Acoust. Speech Signal Process..
[2] Steven G. Johnson,et al. FFTW: an adaptive software architecture for the FFT , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).
[3] Naga K. Govindaraju,et al. High performance discrete Fourier transforms on graphics processors , 2008, 2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis.
[4] C. K. Yuen,et al. Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.
[5] Viktor K. Prasanna,et al. Energy-efficient architecture for stride permutation on streaming data , 2013, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig).
[6] Peter Pirsch,et al. Using SDRAMs for two-dimensional accesses of long 2n × 2m-point FFTs and transposing , 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.
[7] Viktor K. Prasanna,et al. High throughput energy efficient parallel FFT architecture on FPGAs , 2013, 2013 IEEE High Performance Extreme Computing Conference (HPEC).
[8] Viktor K. Prasanna,et al. Energy efficient parameterized FFT architecture , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.
[9] J. Tukey,et al. An algorithm for the machine calculation of complex Fourier series , 1965 .
[10] Franz Franchetti,et al. Discrete fourier transform on multicore , 2009, IEEE Signal Processing Magazine.
[11] Narayanan Vijaykrishnan,et al. FPGA Architecture for 2D Discrete Fourier Transform Based on 2D Decomposition for Large-sized Data , 2009, 2009 IEEE Workshop on Signal Processing Systems.
[12] Chunming Zhang,et al. Accelerating 2D FFT with Non-Power-of-Two Problem Size on FPGA , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.
[13] Franz Franchetti,et al. Memory Bandwidth Efficient Two-Dimensional Fast Fourier Transform Algorithm and Implementation for Large Problem Sizes , 2012, 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines.
[14] E. V. Jones,et al. A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..
[15] Yu Zhang,et al. A power and temperature aware DRAM architecture , 2008, 2008 45th ACM/IEEE Design Automation Conference.