Investigation on Self-Heating Effect in Gate-All-Around Silicon Nanowire MOSFETs From Top-Down Approach

The self-heating effect is becoming a critical concern for nanoscaled devices with low dimensions. In this letter, the self-heating effect is experimentally investigated in gate-all-around (GAA) silicon nanowire MOSFETs (SNWTs) fabricated from the CMOS-compatible top-down approach. With the multifinger and multiwire test structure, the impact of the self-heating effect is successfully characterized. The results indicate that even if the SNWT is fabricated on the bulk silicon substrate, the impact of the self-heating effect is comparable or even a little bit worse than that in SOI devices, probably due to the 1-D nature of nanowire and increased phonon-boundary scattering in the GAA architecture.

[1]  Seda Ogrenci Memik,et al.  Thermal-aware design and analysis techniques for integrated circuits and high-performance microprocessor systems , 2006 .

[2]  J. Chu,et al.  Size effect on the thermal conductivity of nanowires , 2002 .

[3]  Chenming Hu,et al.  SOI thermal impedance extraction methodology and its significance for circuit simulation , 2001 .

[4]  Yiying Wu,et al.  Thermal conductivity of individual silicon nanowires , 2003 .

[5]  Kenneth E. Goodson,et al.  Thermal resistance between low-dimensional nanostructures and semi-infinite media , 2008 .

[6]  Charles M. Lieber,et al.  High Performance Silicon Nanowire Field Effect Transistors , 2003 .

[7]  Hai Lin,et al.  Thermal-aware Design Considerations for Application-Specific Instruction Set Processor , 2008, 2008 Symposium on Application Specific Processors.

[8]  M. Roukes,et al.  Heat transport in mesoscopic systems , 1998, cond-mat/9801252.

[9]  Zhuomin M. Zhang.  Nano/Microscale Heat Transfer , 2007 .

[10]  Ru Huang,et al.  New Self-Aligned Silicon Nanowire Transistors on Bulk Substrate Fabricated by Epi-Free Compatible CMOS Technology: Process Integration, Experimental Characterization of Carrier Transport and Low Frequency noise , 2007, 2007 IEEE International Electron Devices Meeting.

[11]  William Redman-White,et al.  Self-heating effects in SOI MOSFETs and their measurement by small signal conductance techniques , 1996 .

[12]  Mark S. Lundstrom,et al.  Nanoscale Transistors: Device Physics, Modeling and Simulation , 2005 .

[13]  Denis Flandre,et al.  Electrical characterization of true Silicon-On-Nothing MOSFETs fabricated by Si layer transfer over a pre-etched cavity , 2007 .

[14]  S. Deleonibus,et al.  Evidence of Reduced Self Heating with Partially Depleted SOI MOSFET Scaling , 2006 .

[15]  B. Ryu,et al.  High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[16]  Alexander A. Balandin,et al.  Phonon heat conduction in a semiconductor nanowire , 2001 .

[17]  S.C. Rustagi,et al.  High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices , 2006, IEEE Electron Device Letters.

[18]  M. Asheghi,et al.  Impact of Scaling on Thermal Behavior of Silicon-on-Insulator Transistors , 2006, Thermal and Thermomechanical Proceedings 10th Intersociety Conference on Phenomena in Electronics Systems, 2006. ITHERM 2006..

[19]  K. U Leuven,et al.  Quantifying Self-Heating Effects in Strained Si MOSFETs with Scaling , 2006 .

[20]  Eric Pop,et al.  Heat Generation and Transport in Nanometer-Scale Transistors , 2006, Proceedings of the IEEE.

[21]  J. M. Worlock,et al.  Measurement of the quantum of thermal conductance , 2000, Nature.

[22]  Xing Zhang,et al.  Experimental Investigations on Carrier Transport in Si Nanowire Transistors: Ballistic Efficiency and Apparent Mobility , 2008, IEEE Transactions on Electron Devices.