A perspective on CMOS technology trends

Integrated circuit technology continues to evolve at a rapid pace, driven by the requirements of new applications for electronics of higher performance at ever lower cost. The attributes of CMOS technology in a ULSI environment are an ideal match to these requirements; thus CMOS is becoming the ubiquitous integrated circuit technology. The main feature of CMOS is the existence of complementary n- and p-channel transistors, which results in circuit configurations with virtually zero steady-state current, and consequently low power dissipation. Although CMOS is conceptually a circuit technology, this has implications for fabrication and layout, as well as for functional partitioning in the circuit design environment and test. These considerations are reviewed with special attention to those areas, such as test, latchup, and the design environment, where technical problems are substantial.

[1]  M. Ogawa,et al.  A CMOS switched-capacitor variable line equalizer , 1983, IEEE Journal of Solid-State Circuits.

[2]  Suhas S. Patil,et al.  A Programmable Logic Approach for VLSI , 1979, IEEE Transactions on Computers.

[3]  J.D. Meindl.  Theoretical, practical and analogical limits in ULSI , 1983, 1983 International Electron Devices Meeting.

[4]  A. Yukawa,et al.  A CMOS 8-Bit High-Speed A/D Converter IC , 1984, IEEE Journal of Solid-State Circuits.

[5]  Jay R. Southard,et al.  MacPitts: An Approach to Silicon Compilation , 1983, Computer.

[6]  Jacob A. Abraham,et al.  Characterization and Testing of Physical Failures in MOS Logic Circuits , 1984, IEEE Design & Test of Computers.

[7]  C. S. Jhon,et al.  Silicon compilation based on a data-flow paradigm , 1985, IEEE Circuits and Devices Magazine.

[8]  E. Demoulin,et al.  ST-CMOS (Stacked Transistors CMOS): A double-poly-NMOS-compatible CMOS technology , 1981, 1981 International Electron Devices Meeting.

[9]  S. Kohyama,et al.  Directions in CMOS technology , 1983, 1983 International Electron Devices Meeting.

[10]  S. Krishna,et al.  An analog technology integrates bipolar, CMOS, and high-voltage DMOS transistors , 1984, IEEE Transactions on Electron Devices.

[11]  Yasuhisa Omura,et al.  SIMOX Technology for CMOS LSIs , 1982, 1982 Symposium on VLSI Technology. Digest of Technical Papers.

[12]  T. Ikeda,et al.  Performance and structures of scaled-down bipolar devices merged with CMOSFETs , 1984, 1984 International Electron Devices Meeting.

[13]  Y.M. Elzig.  Automatic Test Generation for Stuck-Open Faults in CMOS VLSI , 1981, 18th Design Automation Conference.

[14]  R. R. Troutman,et al.  VLSI limitations from drain-induced barrier lowering , 1979 .

[15]  Fumio Horiguchi,et al.  A 1Mb DRAM with a folded capacitor cell structure , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[16]  C.H. Sequin.  Managing VLSI complexity: An outlook , 1983, Proceedings of the IEEE.

[17]  Y. Nakagome,et al.  A 16-levels/cell dynamic memory , 1985 .

[18]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[19]  Donald E. Thomas,et al.  A Model of Design Representation and Synthesis , 1985, DAC 1985.

[20]  K. Kaneko,et al.  A CMOS floating point multiplier , 1984, IEEE Journal of Solid-State Circuits.

[21]  K.Y. Chiu,et al.  The SWAMI - A defect free and near-zero bird's-beak local oxidation process and its application in VLSI technology , 1982, International Electron Devices Meeting.

[22]  M. Milkovic.  Current gain high-frequency CMOS operational amplifiers , 1985 .

[24]  K. Yu,et al.  HMOS-CMOS technology , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[25]  Jacob A. Abraham,et al.  Algorithm-Based Fault Tolerance for Matrix Operations , 1984, IEEE Transactions on Computers.

[26]  S. Asai,et al.  A numerical model of avalanche breakdown in MOSFET's , 1978, IEEE Transactions on Electron Devices.

[27]  Hideo Maejima,et al.  A CMOS microprocessor with instruction-controlled register file and ROM , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[28]  N. F. Goncalves,et al.  NORA: a racefree dynamic CMOS technique for pipelined logic structures , 1983 .

[29]  R.D. Rung,et al.  A retrograde p-well for higher density CMOS , 1981, IEEE Transactions on Electron Devices.

[30]  G.J. Hu,et al.  A CMOS Structure with high latchup holding voltage , 1984, IEEE Electron Device Letters.

[31]  H. Momose,et al.  A P-type buried layer for protection against soft errors in high density CMOS static RAMs , 1984, 1984 International Electron Devices Meeting.

[32]  J.E. Schroeder,et al.  Analog CMOS building blocks for custom and semicustom applications , 1984, IEEE Transactions on Electron Devices.

[33]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[34]  H. Momose,et al.  DC holding and dynamic triggering characteristics of bulk CMOS latchup , 1983, IEEE Transactions on Electron Devices.

[35]  Alberto L. Sangiovanni-Vincentelli,et al.  An Algorithm for Optimal PLA Folding , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[36]  Yoshihiro Takemae,et al.  A 1Mb DRAM with 3-dimensional stacked capacitor cells , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[37]  Gajski,et al.  Guest Editors' Introduction: New VLSI Tools , 1983, Computer.

[38]  A. G. Eldin,et al.  A Novel JCMOS Dynamic RAM Cell for VLSI Memories , 1984, ESSCIRC '84: Tenth European Solid-State Circuits Conference.

[39]  I. Sakai,et al.  A new full CMOS SRAM cell structure , 1984, International Electron Devices Meeting.

[40]  J. Harter,et al.  Surface induced latchup in VLSI CMOS circuits , 1984, IEEE Transactions on Electron Devices.

[41]  K. Saraswat,et al.  Latchup free CMOS using guarded Schottky barrier PMOS , 1984, 1984 International Electron Devices Meeting.

[42]  D.J. Myers,et al.  A Design Style for VLSI CMOS , 1985, IEEE Journal of Solid-State Circuits.

[43]  Sudhakar M. Reddy,et al.  On Testable Design for CMOS Logic Circuits , 1983, International Test Conference.

[44]  K. F. Smith,et al.  The CMOS SLA Implementation and SLA Program Structures , 1981 .

[45]  P. Gray,et al.  A programmable CMOS dual channel interface processor , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[46]  H. Masuda,et al.  Characteristics and limitation of scaled-down MOSFET's due to two-dimensional field effect , 1979, IEEE Transactions on Electron Devices.

[47]  M. Ogawa,et al.  A CMOS line equalizer for a digital subscriber loop , 1984, IEEE Journal of Solid-State Circuits.

[48]  S. Masuzawa,et al.  A single-chip CMOS speech synthesis chip , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[49]  D. L. Parnas,et al.  On the criteria to be used in decomposing systems into modules , 1972, Software Pioneers.

[50]  Rui Wang,et al.  Gate Matrix Layout , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[51]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[52]  H.P. Zappe,et al.  Layout and bias considerations for preventing transiently triggered latchup in CMOS , 1984, IEEE Transactions on Electron Devices.

[53]  Robert W. Brodersen,et al.  Potential of MOS Technologies for Analog Integrated Circuits , 1977, ESSCIRC '77: 3rd European Solid State Circuits Conference.

[54]  H. Melchior,et al.  An integrated CMOS switched-capacitor bandpass filter based on N-path and frequency-sampling principles , 1983, IEEE Journal of Solid-State Circuits.

[55]  Rinaldo Castello,et al.  Performance limitations in switched-capacitor filters , 1985 .

[56]  M.R. Pinto,et al.  Accurate trigger condition analysis for CMOS latchup , 1985, IEEE Electron Device Letters.

[57]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[58]  Y. Kamigaki,et al.  An n-Well CMOS Dynamic RAM , 1982, IEEE Journal of Solid-State Circuits.

[59]  S.D.S. Malhi,et al.  SOI-CMOS 4K SRAM with high dose oxygen implanted substrate , 1984, 1984 International Electron Devices Meeting.

[60]  Niraj K. Jha,et al.  TECHNIQUES FOR EFFICIENT MOS IMPLEMENTATION OF TOTALLY SELF-CHECKING CHECKERS. , 1985 .

[61]  Kwok Y. Wong,et al.  Latch-up and image crosstalk suppression by internal gettering , 1984 .

[62]  A.G. Lewis.  Latchup suppression in fine-dimension shallow p-well CMOS circuits , 1984, IEEE Transactions on Electron Devices.

[63]  W. R. Hunter,et al.  Optimization of sidewall masked isolation process , 1985 .

[64]  P.R. Gray,et al.  A precision curvature-compensated CMOS bandgap reference , 1983, IEEE Journal of Solid-State Circuits.

[65]  J. Paul Roth,et al.  Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..

[66]  F. Wanlass,et al.  Nanowatt logic using field-effect metal-oxide semiconductor triodes , 1963 .

[67]  R.W. Brodersen,et al.  MOS switched-capacitor filters , 1979, Proceedings of the IEEE.

[69]  S. Kohyama,et al.  Selective polysilicon oxidation technology for defect free isolation , 1980, 1980 International Electron Devices Meeting.

[70]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[71]  T. Toyabe,et al.  Analytical models of threshold voltage and breakdown voltage of short-channel MOSFET's derived from two-dimensional analysis , 1979, IEEE Transactions on Electron Devices.

[72]  H.P. Zappe,et al.  A transient analysis of latchup in bulk CMOS , 1983, IEEE Transactions on Electron Devices.

[73]  R. Rung,et al.  Deep trench isolated CMOS devices , 1982, 1982 International Electron Devices Meeting.

[74]  S. Morimoto,et al.  High-speed latchup-free 0.5-µm-channel CMOS using self-aligned TiSi2and deep-trench isolation technologies , 1983, 1983 International Electron Devices Meeting.

[75]  Pallab K. Chatterjee,et al.  Modelling of small MOS devices and device limits , 1983 .

[76]  A. V. Goldberg,et al.  Approaches toward silicon compilation , 1985, IEEE Circuits and Devices Magazine.

[77]  R. J. Sokel,et al.  Neutron Irradiation for Prevention of Latch-Up in MOS Integrated Circuits , 1979, IEEE Transactions on Nuclear Science.

[78]  D.A. Antoniadis,et al.  Fabrication of fully self-aligned joint-gate CMOS structures , 1985, IEEE Transactions on Electron Devices.

[79]  T. Shibata,et al.  A new bird's-beak free field isolation technology for VLSI devices , 1981, 1981 International Electron Devices Meeting.

[80]  L. Akers,et al.  Latchup prevention using an N-well epi-CMOS process , 1983, IEEE Transactions on Electron Devices.

[81]  U. Schwabe,et al.  N- and P-well optimization for high-speed N-epitaxy CMOS circuits , 1983, IEEE Transactions on Electron Devices.

[83]  Stacked transistors CMOS (ST-MOS), an NMOS technology modified to CMOS , 1982 .

[84]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[85]  J. Tihanyi,et al.  Properties of ESFI MOS transistors due to the floating substrate and the finite volume , 1974, IEEE Transactions on Electron Devices.

[86]  Carver A. Mead.  A Sensitive Electronic Photoreceptor , 1985 .

[87]  G. Derbenwick,et al.  Prevention of CMOS Latch-Up by Gold Doping , 1976, IEEE Transactions on Nuclear Science.

[88]  K. Suganuma,et al.  A CMOS/SOS multiplier , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[89]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[90]  David A. Hodges,et al.  Accuracy considerations in self- calibrating A/D converters , 1985 .

[91]  T. Morie,et al.  A submicrometer megabit DRAM process technology using trench capacitors , 1985 .

[92]  L. Jastrzebski,et al.  Selective epitaxial growth for the fabrication of CMOS integrated circuits , 1984, IEEE Transactions on Electron Devices.

[93]  Y. Suzuki,et al.  C2MOS speech synthesis systems , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[94]  Franco P. Preparata,et al.  The cube-connected-cycles: A versatile network for parallel computation , 1979, 20th Annual Symposium on Foundations of Computer Science (sfcs 1979).

[95]  James D. Meindl,et al.  Performance limits of CMOS ULSI , 1985 .

[96]  J. Meindl,et al.  Physical limits of VLSI DRAMs , 1985, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[97]  A. L. Robinson,et al.  A fully-self-aligned joint-gate CMOS technology , 1983, 1983 International Electron Devices Meeting.

[98]  R.H. Dennard,et al.  Characterization and modeling of a latchup-free 1-µm CMOS technology , 1984, 1984 International Electron Devices Meeting.

[99]  A. Folmsbee,et al.  A 128 EPROM with encrypted read access , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[100]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[101]  Robert H. Dennard.  Physical limits to VLSI technology using silicon MOSFET's , 1983 .

[102]  N. S. Alvi,et al.  Simultaneous formation of silicide ohmic contacts and shallow p+-n junctions by ion-beam mixing and rapid thermal annealing , 1985, IEEE Electron Device Letters.

[103]  Brian C. Williams,et al.  Qualitative Analysis of MOS Circuits , 1984, Artif. Intell..

[104]  A.D. Lopez,et al.  A Dense Gate Matrix Layout Method for MOS VLSI , 1980, IEEE Journal of Solid-State Circuits.

[105]  D. K. Nichols,et al.  Latchup in CMOS Integrated Circuits , 1985 .

[106]  Niraj K. Jha,et al.  Design of Testable CMOS Logic Circuits Under Arbitrary Delays , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[107]  Edward McCluskey,et al.  Built-In Self-Test Structures , 1985, IEEE Design & Test of Computers.

[108]  L. Akers,et al.  Latchup-free Schottky-barrier CMOS , 1983, IEEE Transactions on Electron Devices.

[109]  R.D. Rung.  Trench isolation prospects for application in CMOS VLSI , 1984, 1984 International Electron Devices Meeting.

[110]  P. Gray,et al.  High-frequency CMOS switched-capacitor filters for communications application , 1983 .

[111]  K. Inoue,et al.  A Single CMOS Speech Synthesis Chip and New Synthesis Techniques , 1983 .

[112]  K. Imai,et al.  FIPOS (Full Isolation by Porous Oxidized Silicon) technology and its application to LSI's , 1984, IEEE Transactions on Electron Devices.

[113]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[114]  K.C. Saraswat,et al.  Effect of scaling of interconnections on the time delay of VLSI circuits , 1982, IEEE Transactions on Electron Devices.

[115]  Vishwani D. Agrawal,et al.  Modeling and Test Generation Algorithms for MOS Circuits , 1985, IEEE Transactions on Computers.

[116]  H. Shirasu,et al.  A CMOS SLIC with an automatic balancing hybrid , 1983, IEEE Journal of Solid-State Circuits.