Guaranteeing spike arrival time in multiboard & multichip spiking neural networks

Large-scale spiking neural networks (SNN) are generally run on distributed and parallel architectures with multiple computation nodes. These architectures induce extra delays due to the node-to-node communication process. In multiboard & multichip SNNs, important delays may affect spike arrival time and, thus, can alter simulation results. In this work, we propose a method aiming to guarantee spike arrival time with arbitrary prefixed deadlines. The communication architecture is based on the token-passing access policy to grant access to shared communication channels. We show that several network parameters must be set carefully if spikes have to meet their deadlines. Parameters are chosen by taking into account the communication channel bandwidth, the arbitrary deadlines and the worst case situation that can happen in generating neural activity in SNNs. As proof of concept, we have built a system that emulates up to 120 analog Hodgkin-Huxley neurons spread across 6 boards. Experimental results show that whatever it happens (unless there is a network fault), spikes reach their destination with a maximum delay of 5 microseconds.

[1]  O. Malot,et al.  Token-passing communication protocol in hardware-based real-time spiking neural networks , 2009, Microtechnologies.

[2]  S. Renaud,et al.  Parameter estimation of the Hodgkin-Huxley model using metaheuristics: Application to neuromimetic analog integrated circuits , 2008, 2008 IEEE Biomedical Circuits and Systems Conference.

[3]  Wei Zhao,et al.  Guaranteeing synchronous messages with arbitrary deadline constraints in an FDDI network , 1993, 1993 18th Conference on Local Computer Networks.

[4]  Bertram E. Shi,et al.  A multi-chip implementation of cortical orientation hypercolumns , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  Yannick Bornat,et al.  Neuromimetic ICs with analog cores: an alternative for simulating spiking neural networks , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[6]  Giacomo Indiveri,et al.  An event-based VLSI network of integrate-and-fire neurons , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  Marjory J. Johnson,et al.  Cycle Time Properties Of The FDDI Token Ring Protocol , 1987, IEEE Trans. Software Eng..

[8]  Yannick Bornat,et al.  FPGA-based architecture for real-time synaptic plasticity computation , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.