This paper presents a functional compiler for the automatic design of Direct Digital Frequency Synthesizer (DDFS) integrated circuits (ICs) using a ROM based table look-up architecture. The compiler allows the user to specify high-level specifications such as the acceptable spurious response and it generates the IC architecture, floorplan, and layout. To construct the layout for different specifications, a library of parameterized macrocells has been developed in 1.2/~m CMOS technology. A test chip with a quadrature DDFS module has been generated, using the compiler, and fabricated. The chip has two input signals: one is for frequency control while the other is for phase initialization. Input and output word lengths are 16 bits and 6 bits respectively. The chip complexity is approximately 12,000 transistors (DDFS core) and the die size is 4.8 • 2.9 mm 2. A maximum sample rate of 80 MHz has been attained implying a maximum sine (cosine) output frequency of 40 MHz and a frequency resolution of 1.22 kHz. The maximum spurious level measured is 4 6 dB.
[1]
H. Samueli,et al.
A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance
,
1991
.
[2]
C. R. Cole,et al.
CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications
,
1984
.
[3]
C. Chien,et al.
Computer-aided design of a BPSK spread-spectrum chip set
,
1992
.
[4]
B. Gold,et al.
A digital frequency synthesizer
,
1971
.
[5]
Resve Saleh,et al.
Analysis and Design of Digital Integrated Circuits
,
1983
.
[6]
H. Samueli,et al.
The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects
,
1988,
Proceedings of the 42nd Annual Frequency Control Symposium, 1988..
[7]
Jan M. Rabaey,et al.
An integrated CAD system for algorithm-specific IC design
,
1991,
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..