A compact and scalable RNS architecture

This paper proposes a unified architecture for designing Residue Number System (RNS) based processors for moduli sets with an arbitrary number of channels. Recently, new RNS moduli sets have been proposed in order to increase the dynamic range and reduce the width of the channels. The proposed architecture allows designing forward and reverse RNS converters, as well as the arithmetic operators of each modulo channel. The forward and reverse conversions are implemented using channel arithmetic units, resulting in a very compact architecture. Moreover, the arithmetic operations supported at the channel level include addition, subtraction, and multiplication with accumulation capability. The presented results suggest that the proposed RNS architecture leads to compact and scalable implementations, with competitive, or even better, performance when compared with the related state of the art, considering fixed moduli sets. Experimental results suggest gains of 17% in the delay of arithmetic operations, with an area reduction of 23% regarding the state of the art.

[1]  Said Boussakta,et al.  Power-delay-area efficient modulo 2n + 1 adder architecture for RNS , 2005 .

[2]  Haridimos T. Vergos,et al.  Efficient modulo 2n + 1 multi-operand adders , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[3]  Richard I. Tanaka,et al.  Residue arithmetic and its applications to computer technology , 1967 .

[4]  Timothy J. Slegel,et al.  Design and performance of the IBM Enterprise System/9000 Type 9121 Vector Facility , 1991, IBM J. Res. Dev..

[5]  Ming-Hwa Sheu,et al.  An efficient VLSI design for a residue to binary converter for general balance moduli (2n-3, 2n+1, 2n-1, 2n+3) , 2004, IEEE Trans. Circuits Syst. II Express Briefs.

[6]  W. C. Miller,et al.  An Efficient Tree Architecture for Modulo 2 n + 1 Multiplication Journal of VLSI Signal Processing , 1996 .

[7]  Francesco Piazza,et al.  Fast Combinatorial RNS Processors for DSP Applications , 1995, IEEE Trans. Computers.

[8]  Ricardo Chaves,et al.  RNS Reverse Converters for Moduli Sets With Dynamic Ranges up to $(8n+1)$ -bit , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Thanos Stouraitis,et al.  Design of a balanced 8-modulus RNS , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[10]  Ricardo Chaves,et al.  {2 n +1, s n+k , s n -1}: A New RNS Moduli Set Extension. , 2004 .

[11]  A. Skavantzos,et al.  Application of new Chinese remainder theorems to RNS with two pairs of conjugate moduli , 1999, 1999 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM 1999). Conference Proceedings (Cat. No.99CH36368).

[12]  Ricardo Chaves,et al.  {2/sup n/ + 1, 2/sup n+k/, 2/sup n/ - 1} : a new RNS moduli set extension , 2004, Euromicro Symposium on Digital System Design, 2004. DSD 2004..

[13]  W. A. Chren.  RNS-based enhancements for direct digital frequency synthesis , 1995 .

[14]  R. A. Patel,et al.  Efficient new approach for modulo 2/sup n/-1 addition in RNS , 2006 .

[15]  Chin-Liang Wang.  New bit-serial VLSI implementation of RNS FIR digital filters , 1994 .

[16]  Reto Zimmermann,et al.  Efficient VLSI implementation of modulo (2/sup n//spl plusmn/1) addition and multiplication , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[17]  L. Sousa,et al.  {\text{\{ 2}}^{\text{n}} + 1,2^{n + k} ,2^n - 1\}: A New RNS Moduli Set Extension , 2004 .

[18]  Alexander Skavantzos,et al.  Implementation issues of the two-level residue number system with pairs of conjugate moduli , 1999, IEEE Trans. Signal Process..

[19]  Stanislaw J. Piestrak.  Design of Residue Generators and Multioperand Modular Adders Using Carry-Save Adders , 1994, IEEE Trans. Computers.

[20]  D. Marpe,et al.  Video coding with H.264/AVC: tools, performance, and complexity , 2004, IEEE Circuits and Systems Magazine.

[21]  Yuke Wang.  Residue-to-binary converters based on new Chinese remainder theorems , 2000 .

[22]  Ricardo Chaves,et al.  Binary-to-RNS Conversion Units for moduli {2^n ± 3} , 2011, 2011 14th Euromicro Conference on Digital System Design.

[23]  E. Martinelli,et al.  Designing multioperand modular adders , 1996 .

[24]  L. Sousa,et al.  MRC-Based RNS Reverse Converters for the Four-Moduli Sets $\{2^{n} + 1, 2^{n} - 1, 2^{n}, 2^{2n + 1} - 1\}$ and $ \{2^{n} + 1, 2^{n} - 1, 2^{2n}, 2^{2n + 1} - 1\}$ , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  F. Petry,et al.  The digit parallel method for fast RNS to weighted number system conversion for specific moduli (2/sup k/-1,2/sup k/,2/sup k/+1) , 1997 .

[26]  Ricardo Chaves,et al.  RNS Arithmetic Units for Modulo {2^n+-k} , 2012, 2012 15th Euromicro Conference on Digital System Design.

[27]  Leonel Sousa,et al.  An RNS based Specific Processor for Computing the Minimum Sum-of-Absolute-Differences , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[28]  Adrian Philip Wise,et al.  The design and implementation of the IMS A110 image and signal processor , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[29]  P.V. Anandha Mohan.  Reverse converters for the moduli sets {2/sup 2N/-1, 2/sup N/, 2/sup 2N/+1} and {2/sup N/-3, 2/sup N/+1, 2/sup N/-1, 2/sup N/+3} , 2004, 2004 International Conference on Signal Processing and Communications, 2004. SPCOM '04..

[30]  Hong Shen,et al.  Adder based residue to binary number converters for (2n-1, 2n, 2n+1) , 2002, IEEE Trans. Signal Process..

[31]  A. Omondi,et al.  Residue Number Systems: Theory and Implementation , 2007 .

[32]  Leonel Sousa,et al.  Corrections to “MRC-Based RNS Reverse Converters for the Four-Moduli Sets and ” [Apr 12 244-248] , 2012 .

[33]  P. V. Ananda Mohan,et al.  RNS-to-Binary Converters for Two Four-Moduli Sets $\{2^{n}-1,2^{n},2^{n}+1,2^{{n}+1}-1\}$ and $\{2^{n}-1,2^{n},2^{n}+1,2^{{n}+1}+1\}$ , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[34]  Leonel Sousa,et al.  Corrections to "MRC-Based RNS Reverse Converters for the Four-Moduli Sets 2n+1, 2n-1, 2n, 22n+1-1 and 2n+1, 2n-1, 22n, 22n+1-1" , 2012, IEEE Trans. Circuits Syst. II Express Briefs.

[35]  P. V. Anandha Mohan.  Reverse converters for the moduli sets {2/sup 2N/-1, 2/sup N/, 2/sup 2N/+1} and {2/sup N/-3, 2/sup N/+1, 2/sup N/-1, 2/sup N/+3} , 2004 .

[36]  Ricardo Chaves,et al.  Arithmetic Units for RNS Moduli {2n-3} and {2n+3} Operations , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.