Non-intrusive BIST for systems-on-a-chip

The term "functional BIST" describes a test method to control functional modules so that they generate a deterministic test set, which targets structural faults within other parts of the system. It is a promising solution for self-testing complex digital systems at reduced costs in terms of area overhead and performance degradation. While previous work mainly investigated the use of functional modules for generating pseudo-random and pseudo-exhaustive test patterns, the present paper shows that a variety of modules can also be used as a deterministic test pattern generator via an appropriate reseeding strategy. This method enables a BIST technique that does not introduce additional hardware like test points and test registers into combinational and pipelined modules under test. The experimental results prove that the reseeding method works for accumulator based structures, multipliers, or encryption modules as efficiently as for the classic linear feedback shift registers, and some times even better.

[1]  Paolo Prinetto,et al.  Optimal hardware pattern generation for functional BIST , 2000, DATE '00.

[2]  Albrecht P. Stroele Test response compaction using arithmetic functions , 1996, Proceedings of 14th VLSI Test Symposium.

[3]  Clay S. Gloster,et al.  Hardware-based weighted random pattern generation for boundary scan , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[4]  Janusz Rajski,et al.  Multiplicative window generators of pseudo-random test vectors , 1996, Proceedings ED&TC European Design and Test Conference.

[5]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[6]  Kwang-Ting Cheng,et al.  Timing-driven test point insertion for full-scan and partial-scan BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[7]  Janusz Rajski,et al.  Test Pattern Generation Based On Arithmetic Operations , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[8]  Nur A. Touba,et al.  Altering a pseudo-random bit sequence for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[9]  Edward J. McCluskey,et al.  Circuits for Pseudo-Exhaustive Test Pattern Generation. , 1986 .

[10]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[11]  S. Hellebrand,et al.  Pattern generation for a deterministic BIST scheme , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[12]  Edward J. McCluskey,et al.  Circuits for pseudoexhaustive test pattern generation , 1986, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Janusz Rajski,et al.  Accumulator-Based Compaction of Test Responses , 1993, IEEE Trans. Computers.

[14]  Hans-Joachim Wunderlich,et al.  Pattern generation for a deterministic BIST scheme , 1995, ICCAD.

[15]  John A. Waicukauski,et al.  A Method for Generating Weighted Random Test Patterns , 1989, IBM J. Res. Dev..

[16]  Hans-Joachim Wunderlich PROTEST: A Tool for Probabilistic Testability Analysis , 1985, DAC 1985.

[17]  Janusz Rajski,et al.  Arithmetic Built-In Self-Test for Embedded Systems , 1997 .

[18]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[19]  Arthur D. Friedman,et al.  Test Point Placement to Simplify Fault Detection , 1974, IEEE Transactions on Computers.

[20]  Nilanjan Mukherjee,et al.  Arithmetic built-in self-test for digital signal processing architectures , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[21]  Frank Mayer,et al.  Methods to reduce test application time for accumulator-based self-test , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[22]  Bernard Courtois,et al.  Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers , 1992 .

[23]  D. E. Goldberg,et al.  Genetic Algorithms in Search , 1989 .

[24]  Hans-Joachim Wunderlich,et al.  Accumulator based deterministic BIST , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[25]  Paolo Prinetto,et al.  Cellular Automata for Sequent ial Test Pattern Generation , 1997 .

[26]  H. Wunderlich,et al.  Bit-flipping BIST , 1996, ICCAD 1996.

[27]  Paolo Prinetto,et al.  Cellular automata for deterministic sequential test pattern generation , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[28]  Janusz Rajski,et al.  Arithmetic Additive Generators of Pseudo-Exhaustive Test Patterns , 1996, IEEE Trans. Computers.

[29]  Albrecht P. Stroele Arithmetic pattern generators for built-in self-test , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[30]  Sudhakar M. Reddy,et al.  Improved algorithms for constructive multi-phase test point insertion for scan based BIST , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[31]  B. Koenemann LFSR-coded test patterns for scan designs , 1991 .