Low Power Techniques Applied to a 80C51 Microcontroller for High Temperature Applications

In this paper, we present a low power high temperature 80C51 microcontroller. The low power optimizations are applied at gate and architectural level, by using extensive clock and data gating, and by completely redesigning the micro-architecture. We also present original clock gating techniques: pre-computed clock gating. To validate these techniques, extensive comparisons with other realizations of the same microcontroller are presented. It shows that gating techniques can achieve good performances.

[1]  Denis Flandre,et al.  Investigation of Low-Power Low-Voltage Circuit Techniques for a Hybrid Full-Adder Cell , 2004, PATMOS.

[2]  C. Piguet,et al.  Low-power design of 8-b embedded CoolRisc microcontroller cores , 1997, IEEE J. Solid State Circuits.

[3]  Andrew M. Volk,et al.  Recollections of Early Chip Development at Intel , 2001 .

[4]  Karl Papadantonakis,et al.  The Lutonium: a sub-nanojoule asynchronous 8051 microcontroller , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[5]  L. Benini,et al.  Reducing switching activity on datapath buses with control-signal gating , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[6]  J. Colinge,et al.  Tungsten metallization technology for high temperature silicon-on-insulator devices , 1995 .

[7]  Luca Benini,et al.  Transformation and synthesis of FSMs for low-power gated-clock implementation , 1995, ISLPED '95.

[8]  Ad M. G. Peeters,et al.  An asynchronous low-power 80C51 microcontroller , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[9]  Denis Flandre Silicon-on-insulator technology for high temperature metal oxide semiconductor devices and circuits , 1995 .

[10]  Reinhold Weicker,et al.  Dhrystone: a synthetic systems programming benchmark , 1984, CACM.

[11]  Christian Piguet,et al.  Low-Power Electronics Design , 2004 .

[12]  Luca Benini,et al.  Reducing switching activity on datapath buses with control-signal gating , 1999 .