Optimized design of successive approximation time-to-digital converter with single set of delay lines

The paper addresses the problems of design of picosecond resolution time-to-digital converter based on successive approximation (SA-TDC). The principle of the conversion process in SA-TDC consists in successive delaying the events defining a start and a stop of the input time interval by the use of binary-weighted delays. The paper is focused on optimization of particular components of the SA-TDC architecture with a single set of delay lines in order to reduce differential (DNL) and integral (INL) nonlinearities. In particular, the paper contribution is an improvement of time resolution of the converter from 25 ps to 12.5 ps (i.e., by one extra bit) in 180 nm CMOS technology through enhancements of design of circuit components which results in a reduction of conversion errors.

[1]  Timo Rahkonen,et al.  A CMOS Time-to-Digital Converter (TDC) Based On a Cyclic Time Domain Successive Approximation Interpolation Method , 2009, IEEE Journal of Solid-State Circuits.

[2]  Gordon Russell,et al.  Design of sub-10-picoseconds on-chip time measurement circuit , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Marek Miśkowicz,et al.  Event-Driven Successive Charge Redistribution Schemes for Clockless Analog-to-Digital Conversion , 2014 .

[5]  Marek Miskowicz,et al.  Event-Based Control and Signal Processing , 2015 .

[6]  Gordon Russell,et al.  Built-in time measurement circuits - a comparative design study , 2007, IET Comput. Digit. Tech..

[7]  Alexandre Yakovlev,et al.  On-chip structures for timing measurement and test , 2003, Microprocess. Microsystems.

[8]  Marek Miśkowicz,et al.  Time-to-digital converters based on event-driven successive charge redistribution: A theoretical approach , 2012 .

[9]  Tadahiro Kuroda,et al.  A 10-Bit 80-MS/s Decision-Select Successive Approximation TDC in 65-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[10]  Fei Yuan,et al.  CMOS Time-Mode Circuits and Systems : Fundamentals and Applications , 2015 .

[11]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[12]  Marek Miskowicz,et al.  Optimizing time-to-digital converter architecture for successive approximation time measurements , 2013, 2013 IEEE Nordic-Mediterranean Workshop on Time-to-Digital Converters (NoMe TDC).

[13]  Jakub Szyduczynski,et al.  Architecture of successive approximation time-to-digital converter with single set of delay lines , 2014 .