Built-in self-test of global interconnects of field programmable analog arrays

Abstract Strategies for the test of Field Programmable Analog Arrays (FPAAs) have been devised based on testing separately their main three components: configurable analog blocks, I/O pads and interconnection network. In this work, a scheme for testing the interconnection network, in particular the global wiring, is presented. As long as analog wiring is considered, catastrophic faults at the switches and wires are considered, as well as parametric capacitive or resistive defects in interconnects. Similarly to FPGAs, critical path search is based on a graph model, so that known algorithms are reused, yielding a minimum number of Test Configurations. Then, a near-zero area overhead BIST procedure is proposed, in which Analog Built-in Block Observers are implemented as oscillators and integrators, respectively, generating test stimuli and analyzing output responses, using internal configurable resources of the FPAA.

[1]  Xiaoling Sun,et al.  Modeling of FPGA local/global interconnect resources and derivation of minimal test configurations , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[2]  Ian G. Harris,et al.  Application of built in self-test for interconnect testing of FPGAs , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[3]  Salvador Mir,et al.  ABILBO: Analog BuILt-in Block Observer , 1996, ICCAD 1996.

[4]  Fabrizio Lombardi,et al.  On the diagnosis of programmable interconnect systems: Theory and application , 1996, Proceedings of 14th VLSI Test Symposium.

[5]  Antonio Andrade,et al.  Testing the configurable analog blocks of field programmable analog arrays , 2004, 2004 International Conferce on Test.

[6]  Yervant Zorian,et al.  Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..

[7]  Spyros Tragoudas,et al.  On-line testing field programmable analog array circuits , 2004 .