Technology modeling for emerging SOI devices

New physical models, algorithms, and parameters are needed to accurately model emerging silicon-on-insulator (SOI) devices. We discuss key modeling tools and methodologies used to support research, development, and manufacturing of emerging SOI device technology. Although commercial TCAD tools are available, new physical models, parameters, and algorithms are needed to study these novel device structures.

[1]  P. Oldiges,et al.  On the optimal shape and location of silicided source and drain contacts , 2002, International Conferencre on Simulation of Semiconductor Processes and Devices.

[2]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[3]  M. Ieong,et al.  Monte Carlo modeling of threshold variation due to dopant fluctuations , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[4]  Yuan Taur,et al.  Design and performance considerations for sub-0.1 /spl mu/m double-gate SOI MOSFET'S , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[5]  Bruce B. Doris,et al.  Ultra-thin Silicon Channel Single- and Double-gate MOSFETs , 2002 .

[6]  H.-S.P. Wong,et al.  Experimental evaluation of carrier transport and device design for planar symmetric/asymmetric double-gate/ground-plane CMOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[7]  James A. Hutchby,et al.  Extending the road beyond CMOS - IEEE Circuits and Devices Magazine , 2001 .

[8]  T. D. Linton,et al.  DISCRETIZATION METHODS AND PHYSICAL MODELS FOR SIMULATING LEAKAGE CURRENTS IN SEMICONDUCTOR DEVICES WITH APPLICATION TO MODELING TRENCH‐DRAM CELLS , 1991 .

[9]  M. Ieong,et al.  Modeling the Impact of Body-to-body Leakage in Partially-Depleted SOI CMOS Technology , 2001 .

[10]  J. Colinge.  Silicon-on-Insulator Technology , 1991 .

[11]  G. R. Srinivasan,et al.  Soft-error Monte Carlo modeling program, SEMM , 1996, IBM J. Res. Dev..

[12]  K. Bernstein,et al.  Soft error rate scaling for emerging SOI technology options , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[13]  G. G. Shahidi.  SOI technology for the GHz era , 2002, IBM J. Res. Dev..

[14]  R. People,et al.  Physics and applications of Ge x Si 1-x /Si strained-layer heterostructures , 1986 .

[15]  A Practical Approach to Modeling Strained Silicon NMOS Devices , 2001 .

[16]  T. D. Linton,et al.  Unified generation model with donor and acceptor-type trap states for heavily doped silicon , 1990, International Technical Digest on Electron Devices.

[17]  E. Kane.  Theory of Tunneling , 1961 .

[18]  James L. Walsh,et al.  IBM experiments in soft fails in computer electronics (1978-1994) , 1996, IBM J. Res. Dev..

[19]  D. Frank,et al.  Discrete random dopant distribution effects in nanometer-scale MOSFETs , 1998 .

[20]  G. Iafrate,et al.  Quantum correction to the equation of state of an electron gas in a semiconductor. , 1989, Physical review. B, Condensed matter.

[21]  S. Saini,et al.  Quantum mechanical enhancement of the random dopant induced threshold voltage fluctuations and lowering in sub 0.1 micron MOSFETs , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[22]  D. Chidambarrao,et al.  Strain effects on device characteristics: Implementation in drift-diffusion simulators , 1993 .

[23]  C. Hu,et al.  Design analysis of thin-body silicide source/drain devices , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[24]  M. Ieong,et al.  Modeling line edge roughness effects in sub 100 nanometer gate length devices , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[25]  R. Dennard,et al.  Theoretical determination of the temporal and spatial structure of /spl alpha/-particle induced electron-hole pair generation in silicon , 2000 .

[26]  A. Grill,et al.  Strained Si NMOSFETs for high performance CMOS technology , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[27]  D. Hisamoto.  FD/DG-SOI MOSFET-a viable approach to overcoming the device scaling limit , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[28]  Howard Leo Kalter,et al.  Floating-body concerns for SOI dynamic random access memory (DRAM) , 1996, 1996 IEEE International SOI Conference Proceedings.