A Novel Compact High-Voltage LDMOS Transistor Model for Circuit Simulation
暂无分享,去创建一个
Weifeng Sun | Longxing Shi | Kan Jia | Weifeng Sun | Longxing Shi | K. Jia
[1] H.G.A. Huizing,et al. A-BCD: An economic 100 V RESURF silicon-on-insulator BCD technology for consumer and automotive applications , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).
[2] A.C.T. Aarts,et al. Compact modeling of high-voltage LDMOS devices including quasi-saturation , 2006, IEEE Transactions on Electron Devices.
[3] J.C.M. Hwang,et al. Modeling and Characterization of Effects of Dummy-Gate Bias on LDMOSFETs , 2007, IEEE Transactions on Electron Devices.
[4] Zhiping Yu,et al. RF LDMOS characterization and its compact modeling , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).
[5] Y. Tsividis. Operation and modeling of the MOS transistor , 1987 .
[6] M. Declercq,et al. A Highly Scalable High Voltage MOSFET Model , 2006, 2006 European Solid-State Device Research Conference.
[7] William Redman-White,et al. A Compact Model for Silicon-on-Insulator LDMOST, Including Accumulation, Lateral Doping Gradient and High Side Behaviour , 2001 .
[8] R. E. Thomas,et al. Carrier mobilities in silicon empirically related to doping and field , 1967 .
[9] Zhiping Yu,et al. Circuit model for power LDMOS including quasi-saturation , 1999, 1999 International Conference on Simulation of Semiconductor Processes and Devices. SISPAD'99 (IEEE Cat. No.99TH8387).
[10] A Bazigos,et al. A Physics-Based Analytical Compact Model for the Drift Region of the HV-MOSFET , 2011, IEEE Transactions on Electron Devices.
[11] J. T. Clemens,et al. Characterization of the electron mobility in the inverted <100> Si surface , 1979, 1979 International Electron Devices Meeting.
[12] Mitiko Miura-Mattausch,et al. Quasi-2-Dimensional Compact Resistor Model for the Drift Region in High-Voltage LDMOS Devices , 2011, IEEE Transactions on Electron Devices.
[13] C. McAndrew,et al. SP-HV: A Scalable Surface-Potential-Based Compact Model for LDMOS Transistors , 2012, IEEE Transactions on Electron Devices.
[14] R. van Langevelde,et al. A surface-potential-based high-voltage compact LDMOS transistor model , 2005, IEEE Transactions on Electron Devices.
[15] C. C. McAndrew,et al. An improved MOSFET model for circuit simulation , 1998 .
[16] Adrian M. Ionescu,et al. Scalable general high voltage MOSFET model including quasi-saturation and self-heating effects , 2006 .
[17] William Liu,et al. MOSFET Models for SPICE Simulation: Including BSIM3v3 and BSIM4 , 2001 .
[18] Weifeng Sun,et al. A novel surface potential-based short channel MOSFET model for circuit simulation , 2011, Microelectron. J..
[19] Carlos Galup-Montoro,et al. An explicit physical model for the long-channel MOS transistor including small-signal parameters , 1995 .
[20] Frederic Monsieur,et al. High voltage devices in advanced CMOS technologies , 2009, 2009 IEEE Custom Integrated Circuits Conference.
[21] C. C. McAndrew,et al. A Physically-Based Compact Model for LDMOS Transistors , 1998 .
[22] Lawrence E. Larson,et al. Silicon technology tradeoffs for radio-frequency/mixed-signal (quote)systems-on-a-chip(quote) , 2003 .
[23] D. A. Antoniadis,et al. Theoretical analysis and modeling of submicron channel length DMOS transistors , 1995 .
[24] P. O. Lauritzen,et al. A Compact Model for an IC Lateral Diffused MOSFET Using the Lumped-Charge Methodology , 1999 .
[25] A.M. Ionescu,et al. Bias-dependent drift resistance modeling for accurate DC and AC simulation of asymmetric HV-MOSFET , 2002, International Conferencre on Simulation of Semiconductor Processes and Devices.
[26] William Redman-White,et al. MOOSE: a physically based compact DC model of SOI LD MOSFETs for analogue circuit simulation , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.