Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs
暂无分享,去创建一个
[1] Stuart N. Wooters,et al. An Energy-Efficient Subthreshold Level Converter in 130-nm CMOS , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] Kyoung-Hoi Koo,et al. A new level-up shifter for high speed and wide range interface in ultra deep sub-micron , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[3] Dennis Sylvester,et al. Single stage static level shifter design for subthreshold to I/O voltage conversion , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).
[4] Nobutaka Kuroki,et al. A level shifter with logic error correction circuit for extremely low-voltage digital CMOS LSIs , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).
[5] Chi-Ying Tsui,et al. A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.
[6] Lawrence T. Clark,et al. Standby power management for a 0.18/spl mu/m microprocessor , 2002 .
[7] Ulrich Rückert,et al. A Subthreshold to Above-Threshold Level Shifter Comprising a Wilson Current Mirror , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[8] Marco Lanuzza,et al. Low-Power Level Shifter for Multi-Supply Voltage Designs , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.
[9] A. Chavan,et al. Ultra Low Voltage Level Shifters to Interface Sub and Super Threshold Reconfigurable Logic Cells , 2008, 2008 IEEE Aerospace Conference.
[10] M. C. Chi,et al. Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Jinhui Chen,et al. Subthreshold to Above Threshold Level Shifter Design , 2006, Journal of Low Power Electronics.
[12] Mark Horowitz,et al. Energy-Efficient Processor Design , 2009 .
[13] Marco Lanuzza,et al. Gate‐level body biasing technique for high‐speed sub‐threshold CMOS logic gates , 2014, Int. J. Circuit Theory Appl..
[14] Borivoje Nikolic,et al. Level conversion for dual-supply systems , 2004 .
[15] David Blaauw,et al. Energy-Efficient Subthreshold Processor Design , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.