Write Assist Scheme to Enhance SRAM Cell Reliability Using Voltage Sensing Technique

Voltage scaling is necessary to minimize power consumption. But the low voltages impede write in static random access memories (SRAMs). Condition is worsened when the periphery voltage is kept lower than the array voltage. Such nature of SRAMs at low voltages makes the use of write assist techniques inevitable. Negative bit line (NBL) technique proves to be the most efficient of all the assist techniques. But a large negative dip on bit line creates reliability issues. To cater for such issues, we propose a voltage sensitive write assist scheme for SRAM. This scheme enhances the NBL assist technique by restricting the negative dip at bit line to the required limit. This improves the device reliability by minimizing effects like hot carrier injection (HCI) and time dependent di-electric breakdown (TDDB). Design is implemented and simulated in 16nm bulk FinFET process for single port high density SRAM memory across the voltage range of 0.52V to 1.05V. All the simulations are done using HSPICE. Foundry spice models are used.

[1]  Kenji Okada,et al.  Extended Time Dependent Dielectric Breakdown Model Based on Anomalous Gate Area Dependence of Lifetime in Ultra Thin Silicon Dioxides , 1997 .

[2]  Min Cao,et al.  A 20nm 112Mb SRAM in High-к metal-gate with assist circuitry for low-leakage and low-VMIN applications , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.

[4]  M. Heyns,et al.  Soft breakdown of ultra-thin gate oxide layers , 1996 .

[5]  Chua-Chin Wang,et al.  A boosted wordline voltage generator for low-voltage memories , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[6]  Sreedhar Natarajan,et al.  13.5 A 16nm 128Mb SRAM in high-κ metal-gate FinFET technology with write-assist circuitry for low-VMIN applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[7]  N. Vallepalli,et al.  A 3-GHz 70MB SRAM in 65nm CMOS technology with integrated column-based dynamic power supply , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Gaurav Ahuja,et al.  A 500 mV to 1.0 V 128 Kb SRAM in Sub 20 nm Bulk-FinFET Using Auto-adjustable Write Assist , 2014, 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.

[9]  N. Vallepalli,et al.  A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply , 2005, IEEE Journal of Solid-State Circuits.

[10]  A. Ghetti,et al.  Characterization and modeling of the tunneling current in Si–SiO2–Si structures with ultra-thin oxide layer , 2001 .

[11]  A. K. Gupta,et al.  Process variations aware area efficient negative bit-line voltage scheme for improving write ability of SRAM in nanometer technologies , 2012, IET Circuits Devices Syst..

[12]  Robert C. Aitken,et al.  On the efficacy of write-assist techniques in low voltage nanoscale SRAMs , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[13]  Bonnie E. Weir,et al.  A computational model for oxide breakdown: theory and experiments , 2001 .

[14]  M. Sachdev,et al.  A word-line boost driver design for low operating voltage 6T-SRAMs , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[15]  Sani R. Nassif,et al.  The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  T. Douseki,et al.  A 0.5-V 25-MHz 1-mW 256-kb MTCMOS/SOI SRAM for solar-power-operated portable personal digital equipment - sure write operation by using step-down negatively overdriven bitline scheme , 2006, IEEE Journal of Solid-State Circuits.

[17]  R. Wong,et al.  Scaling of 32nm low power SRAM with high-K metal gate , 2008, 2008 IEEE International Electron Devices Meeting.