Graph Rewriting Approaches to Convert Asynchronous Read Operation into Synchronous One for Embedded Memory in FPGAs

[1]  Jens Sparsø,et al.  Asynchronous circuit design - A tutorial , 2001 .

[2]  Carl Ebeling,et al.  An FPGA for implementing asynchronous circuits , 1994, IEEE Design & Test of Computers.

[3]  Bo Gao.  A globally asynchronous locally synchronous configurable array architecture for algorithm embeddings , 1996 .

[4]  John Teifel,et al.  An asynchronous dataflow FPGA architecture , 2004, IEEE Transactions on Computers.

[5]  Koji Nakano,et al.  Accelerating the CKY Parsing Using FPGAs , 2002, HiPC.

[6]  Masanori Hariyama,et al.  An Asynchronous Field-Programmable VLSI Using LEDR/4-Phase-Dual-Rail Protocol Converters , 2009, ERSA.

[7]  George Karypis,et al.  Introduction to Parallel Computing Solution Manual , 2003 .

[8]  Rajit Manohar.  Reconfigurable Asynchronous Logic , 2006, IEEE Custom Integrated Circuits Conference 2006.

[9]  Robert Payne,et al.  Self-timed field programmmable gate array architectures , 1997 .

[10]  Jens Sparsø,et al.  Principles of Asynchronous Circuit Design , 2001 .

[11]  Gerard Tel,et al.  Introduction to Distributed Algorithms: Contents , 2000 .

[12]  Koji Nakano,et al.  Hardware n Choose k Counters with Applications to the Partial Exhaustive Search , 2005, IEICE Trans. Inf. Syst..

[13]  Luciano Lavagno,et al.  Algorithms for Synthesis and Testing of Asynchronous Circuits , 1993 .

[14]  Koji Nakano,et al.  A Hardware-Software Cooperative Approach for the Exhaustive Verification of the Collatz Conjecture , 2009, 2009 IEEE International Symposium on Parallel and Distributed Processing with Applications.

[15]  Koji Nakano,et al.  Instance-Specific Solutions to Accelerate the CKY Parsing , 2003, Engineering of Reconfigurable Systems and Algorithms.

[16]  M. Renaudin,et al.  FPGA architecture for multi-style asynchronous logic [full-adder example] , 2005, Design, Automation and Test in Europe.