A Dynamic Range Enhanced Readout Technique with a Two-Step TDC for High Speed Linear CMOS Image Sensors

This paper presents a dynamic range (DR) enhanced readout technique with a two-step time-to-digital converter (TDC) for high speed linear CMOS image sensors. A multi-capacitor and self-regulated capacitive trans-impedance amplifier (CTIA) structure is employed to extend the dynamic range. The gain of the CTIA is auto adjusted by switching different capacitors to the integration node asynchronously according to the output voltage. A column-parallel ADC based on a two-step TDC is utilized to improve the conversion rate. The conversion is divided into coarse phase and fine phase. An error calibration scheme is also proposed to correct quantization errors caused by propagation delay skew within −Tclk~+Tclk. A linear CMOS image sensor pixel array is designed in the 0.13 μm CMOS process to verify this DR-enhanced high speed readout technique. The post simulation results indicate that the dynamic range of readout circuit is 99.02 dB and the ADC achieves 60.22 dB SNDR and 9.71 bit ENOB at a conversion rate of 2 MS/s after calibration, with 14.04 dB and 2.4 bit improvement, compared with SNDR and ENOB of that without calibration.

[1]  S. Watanabe,et al.  A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Abbas El Gamal,et al.  Quantitative study of high-dynamic-range image sensor architectures , 2004, IS&T/SPIE Electronic Imaging.

[3]  Desire Sidibé,et al.  Ghost detection and removal for high dynamic range images: Recent advances , 2012, Signal Process. Image Commun..

[4]  M.F. Snoeij,et al.  Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors , 2007, IEEE Journal of Solid-State Circuits.

[5]  Kartikeya Murari,et al.  A CMOS In-Pixel CTIA High-Sensitivity Fluorescence Imager , 2011, IEEE Transactions on Biomedical Circuits and Systems.

[6]  Jiangtao Xu,et al.  A 12-Bit High-Speed Column-Parallel Two-Step Single-Slope Analog-to-Digital Converter (ADC) for CMOS Image Sensors , 2014, Sensors.

[7]  Xiaojin Zhao,et al.  An Analog Gamma Correction Scheme for High Dynamic Range CMOS Logarithmic Image Sensors , 2014, Sensors.

[8]  Oh-Kyong Kwon,et al.  14-bit two-step successive approximation ADC with calibration circuit for high-resolution CMOS imagers , 2011 .

[9]  Chung-Yu Wu,et al.  High-performance CMOS buffered gate modulation input (BGMI) readout circuits for IR FPA , 1998, IEEE J. Solid State Circuits.

[10]  O. Yadid-Pecht,et al.  Wide-Dynamic-Range CMOS Image Sensors—Comparative Performance Analysis , 2009, IEEE Transactions on Electron Devices.

[11]  Abbas El Gamal,et al.  Architectures for High Dynamic Range, High Speed Image Sensor Readout Circuits , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[12]  Daniel Matolin,et al.  A QVGA 143dB dynamic range asynchronous address-event PWM dynamic image sensor with lossless pixel-level video compression , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[13]  Youngcheol Chae,et al.  A Two-Step A/D Conversion and Column Self-Calibration Technique for Low Noise CMOS Image Sensors , 2014, Sensors.

[14]  Kyounghoon Yang,et al.  In-pixel calibration of temperature dependent FPN for a wide dynamic-range dual-capture CMOS image sensor , 2014, The 18th IEEE International Symposium on Consumer Electronics (ISCE 2014).

[15]  Masayuki Ikebe,et al.  Column parallel single-slope ADC with time to digital converter for CMOS imager , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[16]  Dongsoo Kim,et al.  A High-Speed CMOS Image Sensor With Column-Parallel Two-Step Single-Slope ADCs , 2009, IEEE Transactions on Electron Devices.

[17]  Shoji Kawahito,et al.  A Low-Noise High Intrascene Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC , 2012, IEEE Journal of Solid-State Circuits.

[18]  Chih-Cheng Hsieh,et al.  A novel single slope ADC design for wide dynamic range CMOS image sensors , 2011, 2011 IEEE SENSORS Proceedings.

[19]  Amine Bermak,et al.  A Low-Power Pilot-DAC Based Column Parallel 8b SAR ADC With Forward Error Correction for CMOS Image Sensors , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  S. Watanabe,et al.  A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change , 2006, IEEE Journal of Solid-State Circuits.

[21]  S. Kawahito,et al.  A Wide-Dynamic-Range CMOS Image Sensor Based on Multiple Short Exposure-Time Readout With Multiple-Resolution Column-Parallel ADC , 2007, IEEE Sensors Journal.

[22]  Michael P. Flynn,et al.  A 9-bit, 14 μW and 0.06 mm $^{2}$ Pulse Position Modulation ADC in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[23]  A.W. Ruan,et al.  Adjustable gain CTIA cell with variable integration time for IRFPA applications , 2009, 2009 International Conference on Communications, Circuits and Systems.

[24]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.