Performance Analysis of a Modified MAP Decoder Architecture for Low Power Dissipation

A modified architecture for minimized power dissipation in the maximum a posteriori (MAP) decoder based on clock gating and toggle filtering is proposed in this paper. Log likelihood ratio (LLR) in the trellis structure of the MAP decoder consumes large power. To minimize the power dissipation, toggle-filtering technique is introduced in the LLR unit of MAP decoder and clock-gating approach is introduced in the state metric, branch metric and again in LLR blocks of the MAP decoder. Toggle filter is used to avoid early injection of signals from the state metric and branch metric units. Clock-gating approach is used to keep the idle block in the disabled state. A power dissipation of 53.64 % has been achieved when toggle-filtering technique is applied and 54.4 % when clock-gating technique is applied. Power dissipation of 64.07 % has been achieved for the combined effect of toggle-filtering and clock-gating technique.

[1]  Koushik Maharatna,et al.  On the implementation of a low-power IEEE 802.11a compliant Viterbi decoder , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[2]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[3]  Keshab K. Parhi,et al.  Area-efficient high-speed decoding schemes for turbo decoders , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  C. Arun,et al.  A Low Power and High Speed Viterbi Decoder Based on Deep Pipelined, Clock Blocking and Hazards Filtering , 2009, Int. J. Commun. Netw. Syst. Sci..

[5]  V. Rajamani,et al.  A modified MAP decoder architecture for low power consumption using folded technique , 2013 .

[6]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[7]  Roy Paily,et al.  Low power Viterbi Decoder by modified ACSU architecture and clock gating method , 2011, 2011 International Conference on Communications and Signal Processing.

[8]  Dong Sam Ha,et al.  A low-power Viterbi decoder design for wireless communications applications , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[9]  Indrajit Chakrabarti,et al.  An improved low-power high-throughput log-MAP turbo decoder , 2010, IEEE Transactions on Consumer Electronics.

[10]  Gary K. Yeap,et al.  Practical Low Power Digital VLSI Design , 1997 .

[11]  Abdolreza Nabavi,et al.  Design of a low-power Viterbi decoder for wireless communications , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[12]  Sun-Young Hwang,et al.  A Memory-Efficient Block-wise MAP Decoder Architecture , 2004 .

[13]  Bernie Mulgrew,et al.  Proceedings IEEE International Conference on Communications , 1989 .

[14]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.