The integration of InGaP LEDs with CMOS on 200 mm silicon wafers

The integration of photonics and electronics on a converged silicon CMOS platform is a long pursuit goal for both academe and industry. We have been developing technologies that can integrate III-V compound semiconductors and CMOS circuits on 200 mm silicon wafers. As an example we present our work on the integration of InGaP light-emitting diodes (LEDs) with CMOS. The InGaP LEDs were epitaxially grown on high-quality GaAs and Ge buffers on 200 mm (100) silicon wafers in a MOCVD reactor. Strain engineering was applied to control the wafer bow that is induced by the mismatch of coefficients of thermal expansion between III-V films and silicon substrate. Wafer bonding was used to transfer the foundry-made silicon CMOS wafers to the InGaP LED wafers. Process trenches were opened on the CMOS layer to expose the underneath III-V device layers for LED processing. We show the issues encountered in the 200 mm processing and the methods we have been developing to overcome the problems.

[1]  Bing Wang,et al.  Ultralow-Power LED-Enabled On-Chip Optical Communication Designed in the III-Nitride and Silicon CMOS Process Integrated Platform , 2014, IEEE Design & Test.

[2]  Chuan Seng Tan,et al.  Defects reduction of Ge epitaxial film in a germanium-on-insulator wafer by annealing in oxygen ambient , 2015 .

[3]  Chuan Seng Tan,et al.  Fabrication and characterization of germanium-on-insulator through epitaxy, bonding, and layer transfer , 2014 .

[4]  Chuan Seng Tan,et al.  Integration of III–V materials and Si-CMOS through double layer transfer process , 2014, 2014 4th IEEE International Workshop on Low Temperature Bonding for 3D Integration (LTB-3D).

[5]  S. M. Ting,et al.  Metal-organic chemical vapor deposition of single domain GaAs on Ge/GexSi1−x/Si and Ge substrates , 2000 .

[6]  Chuan Seng Tan,et al.  Integration of III–V materials and Si-CMOS through double layer transfer process , 2015 .

[7]  Soon Fatt Yoon,et al.  Reduction of threading dislocation density in Ge/Si using a heavily As-doped Ge seed layer , 2016 .

[8]  Carl L. Dohrman,et al.  Monolithic CMOS-compatible AlGaInP visible LED arrays on silicon on lattice-engineered substrates (SOLES) , 2007 .

[9]  Soon Fatt Yoon,et al.  The role of AsH3 partial pressure on anti-phase boundary in GaAs-on-Ge grown by MOCVD – Application to a 200 mm GaAs virtual substrate , 2015 .

[10]  Y. Bogumilowicz,et al.  Threading dislocations in GaAs epitaxial layers on various thickness Ge buffers on 300 mm Si substrates , 2016 .

[11]  Chuan Seng Tan,et al.  Comparative Studies of the Growth and Characterization of Germanium Epitaxial Film on Silicon (001) with 0° and 6° Offcut , 2013, Journal of Electronic Materials.

[12]  Frank Dimroth,et al.  Determination of heteroepitaxial layer relaxation at growth temperature from room temperature X-ray reciprocal space maps , 2013 .

[13]  Thomas A. Langdo,et al.  Controlling threading dislocation densities in Ge on Si using graded SiGe layers and chemical-mechanical polishing , 1998 .

[14]  Chuan Seng Tan,et al.  Integration of GaAs, GaN, and Si-CMOS on a common 200 mm Si substrate through multilayer transfer process , 2016 .

[15]  Kenneth Eng Kian Lee,et al.  Red InGaP light-emitting diodes epitaxially grown on engineered Ge-on-Si substrates , 2016, SPIE OPTO.

[16]  J. S. Chang,et al.  Enabling the integrated circuits of the future , 2015, 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC).