Scale- and rotation- invariant feature detectors on Cellular Processor Arrays

This paper assesses the implementation of scale-and rotation-invariant feature detectors on Cellular Processor Arrays (CPA). Scale- and rotation-invariant feature detectors are complex image processing algorithms with a high computational burden in the low-level image processing stage due to large-neighborhood convolution-type operations. Such operations are used to generate the so-called scale-space. This paper outlines different options to provide the scale space in the Scale Invariant Feature Transform (SIFT) and the Speeded-Up Robust Features (SURF) algorithms on CPAs with pixel-per-processor assignment. The paper shows that it is feasible to do this even with a reduced set of inter-processor communications within acceptable time limits on existing CPAs.

[1]  D. Cabello,et al.  On the Reduction of the Number of Coefficient Circuits in a DTCNN Cell , 2006, 2006 10th International Workshop on Cellular Neural Networks and Their Applications.

[2]  Matthijs C. Dorst.  Distinctive Image Features from Scale-Invariant Keypoints , 2011 .

[3]  Hoi-Jun Yoo,et al.  A 345 mW Heterogeneous Many-Core Processor With an Intelligent Inference Engine for Robust Object Recognition , 2011, IEEE J. Solid State Circuits.

[4]  Paul A. Viola,et al.  Rapid object detection using a boosted cascade of simple features , 2001, Proceedings of the 2001 IEEE Computer Society Conference on Computer Vision and Pattern Recognition. CVPR 2001.

[5]  Klaus D. McDonald-Maier,et al.  Novel Hardware Algorithms for Row-Parallel Integral Image Calculation , 2009, 2009 Digital Image Computing: Techniques and Applications.

[6]  R.P. Kleihorst,et al.  Xetal-II: A 107 GOPS, 600 mW Massively Parallel Processor for Video Scene Analysis , 2008, IEEE Journal of Solid-State Circuits.

[7]  Luc Van Gool,et al.  Speeded-Up Robust Features (SURF) , 2008, Comput. Vis. Image Underst..

[8]  Luc Van Gool,et al.  SURF: Speeded Up Robust Features , 2006, ECCV.

[9]  Piotr Dudek,et al.  A general-purpose processor-per-pixel analog SIMD vision chip , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Ángel Rodríguez-Vázquez,et al.  Image filtering by reduced kernels exploiting kernel structure and focal-plane averaging , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[11]  Ángel Rodríguez-Vázquez,et al.  ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  David G. Lowe,et al.  Distinctive Image Features from Scale-Invariant Keypoints , 2004, International Journal of Computer Vision.

[13]  D. Cabello,et al.  On the emulation of large-neighborhood templates with binary CNN-based architectures , 2005, 2005 9th International Workshop on Cellular Neural Networks and Their Applications.