Design and Application of Oxide-Based Resistive Switching Devices for Novel Computing Architectures

Resistive switching behaviors of oxide-based resistive random access memory (RRAM) and the applications for the data storage and computing systems have been widely studied. In this paper, the critical issues correlated with the applications of oxide-based RRAM are addressed. The physical mechanism and models of oxide-based RRAM are first introduced. Then the optimization design methodology of devices and operation schemes is discussed. Finally, a novel architecture for unifying memory/computing system is presented.

[1]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[2]  Lifeng Liu,et al.  Unified Physical Model of Bipolar Oxide-Based Resistive Switching Memory , 2009, IEEE Electron Device Letters.

[3]  Masahide Matsumoto,et al.  A 130.7mm2 2-layer 32Gb ReRAM memory device in 24nm technology , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  X. Y. Liu,et al.  Oxide-based RRAM: Requirements and challenges of modeling and simulation , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[5]  R. Waser,et al.  Nanoionics-based resistive switching memories. , 2007, Nature materials.

[6]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[7]  Frederick T. Chen,et al.  Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance , 2010, 2010 International Electron Devices Meeting.

[8]  Farnood Merrikh-Bayat,et al.  Training and operation of an integrated neuromorphic network based on metal-oxide memristors , 2014, Nature.

[9]  N. Xu,et al.  Oxide-based RRAM switching mechanism: A new ion-transport-recombination model , 2008, 2008 IEEE International Electron Devices Meeting.

[10]  D. Ielmini,et al.  Conductive-filament switching analysis and self-accelerated thermal dissolution model for reset in NiO-based RRAM , 2007, 2007 IEEE International Electron Devices Meeting.

[11]  Z. Wei,et al.  Demonstration of high-density ReRAM ensuring 10-year retention at 85°C based on a newly developed reliability model , 2011, 2011 International Electron Devices Meeting.

[12]  Duane Mills,et al.  19.7 A 16Gb ReRAM with 200MB/s write and 1GB/s read in 27nm technology , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[13]  Hyunsang Hwang,et al.  Diode-less nano-scale ZrOx/HfOx RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications , 2010, 2010 International Electron Devices Meeting.

[14]  A. Sawa.  Resistive switching in transition metal oxides , 2008 .

[15]  N. Xu,et al.  A unified physical model of switching behavior in oxide-based RRAM , 2008, 2008 Symposium on VLSI Technology.

[16]  S. O. Park,et al.  Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[17]  R. Degraeve,et al.  Evidences of anodic-oxidation reset mechanism in TiN\NiO\Ni RRAM cells , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[18]  J Joshua Yang,et al.  Memristive devices for computing. , 2013, Nature nanotechnology.

[19]  Y. Shih,et al.  A forming-free WOx resistive memory using a novel self-aligned field enhancement feature with excellent reliability and scalability , 2010, 2010 International Electron Devices Meeting.

[20]  Shimeng Yu,et al.  Electrode/oxide interface engineering by inserting single-layer graphene: Application for HfOx-based resistive random access memory , 2012, 2012 International Electron Devices Meeting.

[21]  J.F. Kang,et al.  Oxide-based RRAM: Uniformity improvement using a new material-oriented methodology , 2006, 2009 Symposium on VLSI Technology.

[22]  Y Wang,et al.  A Novel Operation Scheme for Oxide-Based Resistive-Switching Memory Devices to Achieve Controlled Switching Behaviors , 2011, IEEE Electron Device Letters.

[23]  H-S Philip Wong,et al.  Memory leads the way to better computing. , 2015, Nature nanotechnology.

[24]  Bing Chen,et al.  A SPICE Model of Resistive Random Access Memory for Large-Scale Memory Array Simulation , 2014, IEEE Electron Device Letters.

[25]  H. Li,et al.  A learnable parallel processing architecture towards unity of memory and computing , 2015, Scientific Reports.

[26]  Jinfeng Kang,et al.  Microscopic mechanism for unipolar resistive switching behaviour of nickel oxides , 2012 .

[27]  Y. J. Chen,et al.  Utilizing Sub-5 nm sidewall electrode technology for atomic-scale resistive memory fabrication , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[28]  Peng Huang,et al.  Nonvolatile Logic and In Situ Data Transfer Demonstrated in Crossbar Resistive RAM Array , 2015, IEEE Electron Device Letters.

[29]  X. A. Tran,et al.  Oxide-based RRAM: Unified microscopic principle for both unipolar and bipolar switching , 2011, 2011 International Electron Devices Meeting.

[30]  Z. Wei,et al.  Highly reliable TaOx ReRAM and direct evidence of redox reaction mechanism , 2008, 2008 IEEE International Electron Devices Meeting.

[31]  Z. R. Wang,et al.  Oxide-Based RRAM: A Novel Defect-Engineering-Based Implementation for Multilevel Data Storage , 2012, 2012 4th IEEE International Memory Workshop.

[32]  Jinfeng Kang,et al.  A physical based analytic model of RRAM operation for circuit simulation , 2012, 2012 International Electron Devices Meeting.

[33]  Shimeng Yu,et al.  A neuromorphic visual system using RRAM synaptic devices with Sub-pJ energy and tolerance to variability: Experimental characterization and large-scale modeling , 2012, 2012 International Electron Devices Meeting.

[34]  Jae Hyuck Jang,et al.  Atomic structure of conducting nanofilaments in TiO2 resistive switching memory. , 2010, Nature nanotechnology.

[35]  B. Giraud,et al.  Resistive Memories for Ultra-Low-Power embedded computing design , 2014, 2014 IEEE International Electron Devices Meeting.

[36]  Lifeng Liu,et al.  A Novel Defect-Engineering-Based Implementation for High-Performance Multilevel Data Storage in Resistive Switching Memory , 2013, IEEE Transactions on Electron Devices.