Novel static differential ultra low-voltage and high speed domino CMOS logic
暂无分享,去创建一个
[1] Yngvar Berg,et al. Ultra low-voltage/low-power digital floating-gate circuits , 1999 .
[2] Y. Berg. Static ultra low voltage CMOS logic , 2009, 2009 NORCHIP.
[3] Yngvar Berg. Novel ultra low-voltage and high speed domino CMOS logic , 2010, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip.
[4] Tadashi Shibata,et al. Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[5] Tor Sverre Lande,et al. Programming floating-gate circuits with UV-activated conductances , 2001 .
[6] Yngvar Berg. Ultra low voltage static carry generate circuit , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[7] A.P. Chandrakasan,et al. Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits , 2008, IEEE Transactions on Electron Devices.
[8] Tadahiro Kuroda,et al. Low power CMOS digital design for multimedia processors , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).
[9] Tadashi Shibata,et al. A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .