Coordinate Rotation-Based Design Methodology for Square Root and Division Computation

In this brief, we propose a low-complexity design methodology to compute square-root and division using circular coordinate rotation digital computer (CORDIC). Unlike the state of the art methods, the proposed methodology eliminates the requirement of a separate hardware for square root and division computation in the CORDIC-based applications without compromising the computational speed, throughput and accuracy. The ASIC implementation of the proposed architecture has been performed using UMC 90 nm Technology node with 1.08 V @1 MHz and subsequently Xilinx Virtex-6 (XC6v1x240t)-based FPGA-prototyping has been done. The performance of the proposed methodology has been compared with the reported literature and significant power consumption improvement was observed without any additional area overhead.

[1]  Javier Hormigo,et al.  High-Throughput FPGA Implementation of QR Decomposition , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Javier D. Bruguera,et al.  High-speed function approximation using a minimax quadratic interpolator , 2005, IEEE Transactions on Computers.

[3]  Suresh Mopuri,et al.  Low-Complexity Methodology for Complex Square-Root Computation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Rachmad Vidya Wicaksana Putra.  A novel fixed-point square root algorithm and its digital hardware design , 2013, International Conference on ICT for Smart Society.

[5]  Shen-Fu Hsiao,et al.  Low-cost design of reciprocal function units using shared multipliers and adders for polynomial approximation and Newton Raphson interpolation , 2010, 2010 International Symposium on Next Generation Electronics.

[6]  Seok-Bum Ko,et al.  Design and Implementation of Decimal Reciprocal Unit , 2007, 2007 Canadian Conference on Electrical and Computer Engineering.

[7]  Ganesh R. Naik,et al.  Fast underdetermined BSS architecture design methodology for real time applications , 2015, 2015 37th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC).

[8]  Nanning Zheng,et al.  Design of High-Throughput Fixed-Point Complex Reciprocal/Square-Root Unit , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Ganesh R. Naik,et al.  Low Complexity Single Channel ICA Architecture Design Methodology for Pervasive Healthcare Applications , 2016, 2016 IEEE International Workshop on Signal Processing Systems (SiPS).

[10]  K. Sridharan,et al.  50 Years of CORDIC: Algorithms, Architectures, and Applications , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Zhan Guo,et al.  Design and implementation of reciprocal unit , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[12]  Bikash Chandra Rout,et al.  Novel square root algorithm and its FPGA implementation , 2014, 2014 International Conference on Signal Propagation and Computer Technology (ICSPCT 2014).

[13]  Rachmad Vidya Wicaksana Putra,et al.  A register-free and homogenous architecture for square root algorithm , 2014, 2014 International Conference on Computer, Control, Informatics and Its Applications (IC3INA).

[14]  Tole Sutikno.  An Efficient Implementation of the Non Restoring Square Root Algorithm in Gate Level , 2011 .

[15]  Ahmet Akkas,et al.  Design and implementation of reciprocal unit using table look-up and Newton-Raphson iteration , 2004, Euromicro Symposium on Digital System Design, 2004. DSD 2004..

[16]  Suresh Mopuri,et al.  Low complexity underdetermined blind source separation system architecture for emerging remote healthcare applications , 2014, 2014 36th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[17]  Chih-Hung Lin,et al.  Iterative QR Decomposition Architecture Using the Modified Gram-Schmidt Algorithm for MIMO Systems , 2010, IEEE Trans. Circuits Syst. I Regul. Pap..

[18]  Tae-Hwan Kim,et al.  Multiplier-less and table-less linear approximation for square and square-root , 2009, 2009 IEEE International Conference on Computer Design.

[19]  John V. McCanny,et al.  Application-specific instruction set processor for SoC implementation of modern signal processing algorithms , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  J. Draper,et al.  Floating-point division and square root implementation using a Taylor-series expansion algorithm with reduced look-up tables , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[21]  Arnaud Tisserand,et al.  Multipartite table methods , 2005, IEEE Transactions on Computers.

[22]  Ramón Parra-Michel,et al.  Fast fixed-point divider based on Newton-Raphson method and piecewise polynomial approximation , 2013, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig).

[23]  Chih-Hung Lin,et al.  Iterative $QR$ Decomposition Architecture Using the Modified Gram–Schmidt Algorithm for MIMO Systems , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Shashank Ahire,et al.  Implementation of Fixed and Floating Point Square Root Using Nonrestoring Algorithm on FPGA , 2013 .

[25]  Earl E. Swartzlander,et al.  A Goldschmidt Division Method With Faster Than Quadratic Convergence , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Josef Goette,et al.  An Efficient Hardware Implementation for a Reciprocal Unit , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[27]  Amit Acharyya,et al.  Coordinate Rotation Based Low Complexity N-D FastICA Algorithm and Architecture , 2011, IEEE Transactions on Signal Processing.