One-Dimensional Systolic Arrays for Multidimensional Convolution and Resampling
暂无分享,去创建一个
[1] H. T. Kung,et al. Two-level pipelined systolic array for multidimensional convolution , 1983, Image Vis. Comput..
[2] H. T. Kung,et al. Architecture of the PSC-a programmable systolic chip , 1983, ISCA '83.
[3] David W. L. Yen,et al. Systolic Processing and an Implementation for Signal and Image Processing , 1982, IEEE Transactions on Computers.
[4] Charles E. Leiserson,et al. Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).
[5] Yasunori Dohi,et al. Design of the PSC: a programmable systolic chip , 1983 .
[6] J J Symanski. NOSC Systolic Processor Testbed. , 1983 .
[7] H. T. Kung. Why systolic architectures? , 1982, Computer.
[8] H. T. Kung,et al. A Systolic 2-D Convolution Chip. , 1981 .
[9] H. T. Kung. VLSI Systems and Computations , 1982 .
[10] G. Stewart,et al. Sparse Matrix Proceedings. , 1980 .
[11] H. T. Kung,et al. Matrix Triangularization By Systolic Arrays , 1982, Optics & Photonics.
[12] H. T. Kung,et al. Fault-Tolerance and Two-Level Pipelining in VLSI Systolic Arrays , 1983 .
[13] Al Davis,et al. A Wavefront Notation Tool for VLSI Array Design , 1981 .
[14] Randy L. Haupt,et al. Introduction to Adaptive Arrays , 1980 .