A 10-bit 300 MS/s 5.8 mW SAR ADC With Two-Stage Interpolation for PET Imaging

In this paper, a high speed low power 2b/cycle successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for medical imaging. The ADC adopts a two-stage differential pair based interpolation technique that can reduce resolution of the capacitive DAC and avoid usage of smaller unit capacitor. A meta-stability immunity technique is proposed to enhance the asynchronous conversion. A design example of 10-bit 2b/cycle SAR ADC with sampling rate up to 300 MS/s is fabricated. Dissipating 5.8 mW with 1.2 V supply and occupying an active area of 0.082 mm2, the measured SFDR and SNDR at Nyquist input are 59-dB and 51.5-dB respectively. It achieves an effective resolution bandwidth of 360 MHz and a figure-of-merit of 61fJ/conversion-step.

[1]  R. van de Grift,et al.  An 8-bit video ADC incorporating folding and interpolation techniques , 1987 .

[2]  Shouli Yan,et al.  A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Hsin-Shu Chen,et al.  A 10-b 320-MS/s Stage-Gain-Error Self-Calibration Pipeline ADC , 2012, IEEE Journal of Solid-State Circuits.

[4]  J. Craninckx,et al.  A 1 . 7 mW 11 b 250 MS / s 2 × Interleaved Fully Dynamic Pipelined SAR ADC in 40 nm Digital CMOS , 2012 .

[5]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[6]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[7]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[8]  Shouli Yan,et al.  A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 µm CMOS , 2009, IEEE J. Solid State Circuits.

[9]  Yuanjin Zheng,et al.  A 10-bit 1GS/s 4-way TI SAR ADC with tap-interpolated FIR filter based time skew calibration , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[10]  Jong-In Kim,et al.  A 6-b 4.1-GS/s Flash ADC With Time-Domain Latch Interpolation in 90-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[11]  Kai Tang,et al.  A Flexible-Weighted Nonbinary Searching Technique for High-Speed SAR-ADCs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Rui Paulo Martins,et al.  A 3.8mW 8b 1GS/s 2b/cycle interleaving SAR ADC with compact DAC structure , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[13]  Po-Chiun Huang,et al.  A 0.003 mm$^{2}$ 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching , 2015, IEEE Journal of Solid-State Circuits.

[14]  Ho-Jin Park,et al.  A 7b 1GS/s 7.2mW nonbinary 2b/cycle SAR ADC with register-to-DAC direct control , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[15]  Yun-Shiang Shu.  A 6b 3GS/s 11mW fully dynamic flash ADC in 40nm CMOS with reduced number of comparators , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[16]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[17]  F. Kuttner.  A 1.2V 10b 20MS/S Non-Binary Successive Approximation ADC in 0.13μm CMOS , 2002 .

[18]  Yusuf Leblebici,et al.  A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS , 2013, IEEE Journal of Solid-State Circuits.

[19]  Nan Sun,et al.  A 10-b 2b/cycle 300MS/s SAR ADC with a single differential DAC in 40nm CMOS , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[20]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[21]  Jong-In Kim,et al.  A 65 nm CMOS 7b 2 GS/s 20.7 mW Flash ADC With Cascaded Latch Interpolation , 2015, IEEE Journal of Solid-State Circuits.

[22]  Ho-Jin Park,et al.  An 8.6 ENOB 900MS/s time-interleaved 2b/cycle SAR ADC with a 1b/cycle reconfiguration for resolution enhancement , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[23]  Tsung-Heng Tsai,et al.  CMOS Ultrasonic Receiver With On-Chip Analog-to-Digital Front End for High-Resolution Ultrasound Imaging Systems , 2016, IEEE Sensors Journal.

[24]  Yuan-Ching Lien,et al.  A 4.5-mW 8-b 750-MS/s 2-b/step asynchronous subranged SAR ADC in 28-nm CMOS technology , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[25]  Soon-Jyh Chang,et al.  A 10b 200MS/s 0.82mW SAR ADC in 40nm CMOS , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[26]  Jieh-Tsorng Wu,et al.  A 10-Bit 300-MS/s Pipelined ADC With Digital Calibration and Digital Bias Generation , 2013, IEEE Journal of Solid-State Circuits.

[27]  Franco Maloberti,et al.  An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC , 2012, IEEE Journal of Solid-State Circuits.

[28]  Jae-Won Nam,et al.  An Embedded Passive Gain Technique for Asynchronous SAR ADC Achieving 10.2 ENOB 1.36-mW at 95-MS/s in 65 nm CMOS , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.