Performance Characterization of the 64-bit x86 Architecture from Compiler Optimizations' Perspective
暂无分享,去创建一个
[1] Gregory J. Chaitin,et al. Register allocation & spilling via graph coloring , 1982, SIGPLAN '82.
[2] David Ryan Koes,et al. A progressive register allocator for irregular architectures , 2005, International Symposium on Code Generation and Optimization.
[3] Intel Corportation,et al. IA-32 Intel Architecture Software Developers Manual , 2004 .
[4] Brinkley Sprunt,et al. Pentium 4 Performance-Monitoring Features , 2002, IEEE Micro.
[5] Vivek Sarkar,et al. Linear scan register allocation , 1999, TOPL.
[6] Brian T. Lewis,et al. Improving 64-bit Java IPF performance by compressing heap references , 2004, International Symposium on Code Generation and Optimization, 2004. CGO 2004..
[7] Andrew W. Appel,et al. Optimal spilling for CISC machines with few registers , 2001, PLDI '01.
[8] Ken Kennedy,et al. RETROSPECTIVE: Coloring Heuristics for Register Allocation , 2022 .
[9] Vikram S. Adve,et al. Transparent pointer compression for linked data structures , 2005, MSP '05.
[10] Harish Patil,et al. Pin: building customized program analysis tools with dynamic instrumentation , 2005, PLDI '05.
[11] Jan Hubǐcka. Porting GCC to the AMD 64 architecture , 2003 .
[12] Timothy Kong,et al. Precise register allocation for irregular architectures , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[13] David A. Patterson,et al. Performance characterization of a Quad Pentium Pro SMP using OLTP workloads , 1998, ISCA.
[14] Mikael Pettersson,et al. Efficiently compiling a functional language on AMD64: the HiPE experience , 2005, PPDP '05.
[15] David J. DeWitt,et al. DBMSs on a Modern Processor: Where Does Time Go? , 1999, VLDB.
[16] Guang R. Gao,et al. Minimum Register Instruction Sequencing to Reduce Register Spills in Out-of-Order Issue Superscalar Architectures , 2003, IEEE Trans. Computers.