A 2.5-Gb/s 15-mW clock recovery circuit

This paper describes the design of a 2.5-Gb/s 15-mW clock recovery circuit based on the quadricorrelator architecture. Employing both phase and frequency detection, the circuit combines high-speed operations such as differentiation, full-wave rectification, and mixing in one stage to lower the power dissipation. In addition, a two-stage voltage-controlled oscillator is utilized that incorporates both phase shift elements to provide a wide tuning range and isolation techniques to suppress the feedthrough due to input data transitions. Fabricated in a 20-GHz 1-/spl mu/m BiCMOS technology, the circuit exhibits an rms jitter of 9.5 ps and a capture range of 300 MHz.

[1]  T J Cloonan,et al.  Five-stage free-space optical switching network with field-effect transistor self-electro-optic-effect-device smart-pixel arrays. , 1994, Applied optics.

[2]  Behzad Razavi,et al.  A high performance super self-aligned 3 V/5 V BiCMOS technology with extremely low parasitics for low-power mixed-signal applications , 1995 .

[3]  B. Razavi.  Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[4]  Donald Richman,et al.  Color-Carrier Reference Phase Synchronization Accuracy in NTSC Color Television , 1954, Proceedings of the IRE.

[5]  R.E. Ziemer,et al.  Digital and analog communication systems , 1981, Proceedings of the IEEE.

[6]  B. Razavi,et al.  BEST2-a high performance super self-aligned 3 V/5 V BiCMOS technology with extremely low parasitics for low-power mixed-signal applications , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[7]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz lock range for microprocessors , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[8]  U. Langmann,et al.  An 8 GHz silicon bipolar clock-recovery and data-regenerator IC , 1994 .

[9]  Mehmet Soyuer.  A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technology , 1993 .

[10]  Behzad Razavi.  A New PhaseLocked Loop Timing Recovery Method for Digital Regenerators , 1996 .

[11]  P. O'Connor,et al.  A PLL-based 2.5-Gb/s GaAs clock and data regenerator IC , 1991 .

[12]  Behzad Razavi,et al.  Design of monolithic phase-locked loops and clock recovery circuitsDa tutorial , 1996 .

[13]  W.G. Garrett,et al.  A 50 MHz phase- and frequency-locked loop , 1979, IEEE Journal of Solid-State Circuits.

[14]  David G. Messerschmitt.  Frequency Detectors for PLL Acquisition in Timing and Carrier Recovery , 1979, IEEE Trans. Commun..