Efficiency Optimization of Silicon Photonic Links in 65-nm CMOS and 28-nm FDSOI Technology Nodes

Optical interconnects for system-in-package applications can be designed for various bit rates. In this paper, an optimization study is conducted to find the optimal parameters for electrooptical links, based on a silicon photonic technology. We focus on the bit rate to achieve highest possible power efficiencies. This paper takes all the elements of an electrooptical link into account: serialization stage, ring-resonator-based modulator, thermal stabilization, modulator driver, laser, receiver, deserialization stage, and clock-phase generation. The optimization is based on a simulation-supported database for single-ended transimpedance amplifiers (TIAs). For all the other, elements of the link simulation-based power consumption models are presented. Furthermore, an analytical solution for the TIA bandwidth and bit rate relationship is derived based on the system jitter, the TIA noise, transimpedance, bandwidth and minimal output swing, and the available input signal. Optimal bit rates are derived and discussed for a 65-nm CMOS and a 28-nm fully depleted silicon-on-insulator technology. We found that the optimal bit rates increase with more aggressive technology scaling and smaller photodiode capacitances, but decrease if lower static power consumptions can be achieved (e.g., by efficient thermal tuning of ring-resonator modulators). We conclude that further research should aim for lower tuning powers instead of higher speed.

[1]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[2]  Sahbudin Shaari,et al.  Design and optimization of a Mach-Zehnder Interferometer (MZI) for optical modulators , 2014, 2014 IEEE International Conference on Semiconductor Electronics (ICSE2014).

[3]  Eisse Mensink,et al.  A Low-Offset Double-Tail Latch-Type Voltage Sense Amplifier , 2007 .

[4]  Chih-Kong Ken Yang,et al.  A 32–48 Gb/s Serializing Transmitter Using Multiphase Serialization in 65 nm CMOS Technology , 2015, IEEE Journal of Solid-State Circuits.

[5]  Ashok V. Krishnamoorthy,et al.  A sub-400 fJ/bit thermal tuner for optical resonant ring modulators in 40 nm CMOS , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[6]  Alexander V. Rylyakov,et al.  Optical receivers using DFE-IIR equalization , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  R. Ho,et al.  2-pJ/bit (On-Chip) 10-Gb/s Digital CMOS Silicon Photonic Link , 2012, IEEE Photonics Technology Letters.

[8]  Ashok V. Krishnamoorthy,et al.  10-Gbps, 5.3-mW Optical Transmitter and Receiver Circuits in 40-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[9]  Tanaka Shinsuke,et al.  A 25Gb/s Hybrid Integrated Silicon Photonic Transceiver in 28nm CMOS and SOI , 2015 .

[10]  Azita Emami-Neyestanak,et al.  An 18.6Gb/s double-sampling receiver in 65nm CMOS for ultra-low-power optical communication , 2012, 2012 IEEE International Solid-State Circuits Conference.

[11]  Samuel Palermo,et al.  A 0.47–0.66 pJ/bit, 4.8–8 Gb/s I/O Transceiver in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[12]  R. Ho,et al.  Ultralow Power 80 Gb/s Arrayed CMOS Silicon Photonic Transceivers for WDM Optical Links , 2012, Journal of Lightwave Technology.

[13]  Goichi Ono,et al.  A 12.3-mW 12.5-Gb/s Complete Transceiver in 65-nm CMOS Process , 2010, IEEE Journal of Solid-State Circuits.

[14]  Gaston H. Gonnet,et al.  On the LambertW function , 1996, Adv. Comput. Math..

[15]  Michiel Steyaert,et al.  Low-Power, 10-Gbps 1.5-Vpp differential CMOS driver for a silicon electro-optic ring modulator , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[16]  Cale M. Gentry,et al.  75% efficient wide bandwidth grating couplers in a 45 nm microelectronics CMOS process , 2015, 2015 IEEE Optical Interconnects Conference (OI).

[17]  Horst Zimmermann,et al.  Highly Sensitive Optical Receivers , 2006 .

[18]  P. Dumon,et al.  Silicon microring resonators , 2012 .

[19]  Jri Lee,et al.  100Gb/s ethernet chipsets in 65nm CMOS technology , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[20]  Marco Fiorentino,et al.  A ring-resonator-based silicon photonics transceiver with bias-based wavelength stabilization and adaptive-power-sensitivity receiver , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[21]  S. Disney,et al.  On the Lambert W function: EOQ applications and pedagogical considerations , 2010 .

[22]  Alexander V. Rylyakov,et al.  A new ultra-high sensitivity, low-power optical receiver based on a decision-feedback equalizer , 2011, 2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference.

[23]  J. Hartmann,et al.  Germanium avalanche receiver for low power interconnects , 2014, Nature Communications.

[24]  Saman Saeedi,et al.  A 25Gb/s 170μW/Gb/s optical receiver in 28nm CMOS for chip-to-chip optical communication , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[25]  E. Alon,et al.  Ultra-efficient 10 Gb/s hybrid integrated silicon photonic transmitter and receiver. , 2011, Optics express.

[26]  Ashok V. Krishnamoorthy,et al.  Ring Resonator Modulators in Silicon for Interchip Photonic Links , 2013, IEEE Journal of Selected Topics in Quantum Electronics.

[27]  Yusuf Leblebici,et al.  A 4×9 Gb/s 1 pJ/b NRZ/multi-tone serial-data transceiver with crosstalk reduction architecture for multi-drop memory interfaces in 40nm CMOS , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[28]  Vladimir Stojanovic,et al.  A monolithically-integrated optical receiver in standard 45-nm SOI , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[29]  B. Tillack,et al.  25 Gb/s data transmission with a node-matched-diode silicon modulator , 2015, 2015 IEEE Optical Interconnects Conference (OI).

[30]  M. Lipson,et al.  Low loss etchless silicon photonic waveguides , 2009, 2009 Conference on Lasers and Electro-Optics and 2009 Conference on Quantum electronics and Laser Science Conference.

[31]  J. De Coster,et al.  56Gb/s ring modulator on a 300mm silicon photonics platform , 2015, 2015 European Conference on Optical Communication (ECOC).

[32]  Ashok V. Krishnamoorthy,et al.  A Monolithic 25-Gb/s Transceiver With Photonic Ring Modulators and Ge Detectors in a 130-nm CMOS SOI Process , 2012, IEEE Journal of Solid-State Circuits.

[33]  Mounir Meghelli,et al.  22.1 A 25Gb/s burst-mode receiver for rapidly reconfigurable optical networks , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[34]  Azita Emami-Neyestanak,et al.  A 24-Gb/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication , 2013, IEEE Journal of Solid-State Circuits.

[35]  A. Biberman,et al.  An ultralow power athermal silicon modulator , 2014, Nature Communications.

[36]  Hong Chen,et al.  10Gb/s inverter based cascode transimpedance amplifier in 40nm CMOS technology , 2013, 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[37]  F. Ellinger,et al.  A low-power 20-GHz 52-dB/spl Omega/ transimpedance amplifier in 80-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[38]  Chen Sun,et al.  Addressing link-level design tradeoffs for integrated photonic interconnects , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[39]  Graham T. Reed,et al.  Silicon Photonics: The State of the Art , 2008 .

[40]  Eric Cassan,et al.  TIA optimization for optical network receivers for multi-core systems-in-package , 2014, 2014 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[41]  Toru Yazaki,et al.  A 4× 25-to-28Gb/s 4.9mW/Gb/s −9.7dBm high-sensitivity optical receiver based on 65nm CMOS for board-to-board interconnects , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[42]  Cheng Li,et al.  22.4 A 24Gb/s 0.71pJ/b Si-photonic source-synchronous receiver with adaptive equalization and microring wavelength stabilization , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.