Design and Implementation of an FPGA-Based Real-Time Face Recognition System

Face recognition systems play a vital role in many applications including surveillance, biometrics and security. In this work, we present a {\textit complete} real-time face recognition system consisting of a face detection, a recognition and a down sampling module using an FPGA. Our system provides an end-to-end solution for face recognition, it receives video input from a camera, detects the locations of the face(s) using the Viola-Jones algorithm, subsequently recognizes each face using the Eigenface algorithm, and outputs the results to a display. Experimental results show that our complete face recognition system operates at 45 frames per second on a Virtex-5 FPGA.

[1]  Vijayan K. Asari,et al.  A flexible and efficient hardware architecture for real-time face recognition based on eigenface , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[2]  M. Turk,et al.  Eigenfaces for Recognition , 1991, Journal of Cognitive Neuroscience.

[3]  Orachat Chitsobhuk,et al.  Multi-pipeline Architecture for Face Recognition on FPGA , 2009, 2009 International Conference on Digital Image Processing.

[4]  Jiu-Qiang Han,et al.  An FPGA-based Face Recognition Using Combined 5/3 DWT with PCA Methods , 2009 .

[5]  Vijayan K. Asari,et al.  Multi-lane architecture for eigenface based real-time face recognition , 2006, Microprocess. Microsystems.

[6]  Ryan Kastner,et al.  Fpga-based face detection system using Haar classifiers , 2009, FPGA '09.

[7]  I. Sajid,et al.  Design of High Performance FPGA Based Face Recognition System , 2008 .

[8]  V. Kamakoti,et al.  System-on-programmable-chip implementation for on-line face recognition , 2007, Pattern Recognit. Lett..

[9]  Ryan Kastner,et al.  Hardware acceleration of multi-view face detection , 2009, 2009 IEEE 7th Symposium on Application Specific Processors.