Nano-magnet based ultra-low power logic design using non-majority gates

In this paper we explore the intriguing possibility of nano-magnet based logic using non-majority gates. The design approach can offer significant area, delay and energy advantages, compared to a majority-gate based logic design. Our analysis based on NAND-gate based ring-oscillator (RO) shows an improvement of 29% in frequency and 33% in area compared to MQCA based design. Moreover, using the performance metric of millions of operations per second per micro-watt power (P) per micron square area (A) - MOPS/P/A, our RO design with narrow gap cladding HCLOCK enhancement, shows an improvement of 13X compared to an RO in 15nm CMOS technology.

[1]  H. Al-Asaad,et al.  On-line built-in self-test for operational faults , 2000, 2000 IEEE Autotestcon Proceedings. IEEE Systems Readiness Technology Conference. Future Sustainment for Military Aerospace (Cat. No.00CH37057).

[2]  William J. Gallagher,et al.  Exchange-biased magnetic tunnel junctions and application to nonvolatile magnetic random access memory (invited) , 1999 .

[3]  D. Nikonov,et al.  Research directions in beyond CMOS computing , 2007 .

[4]  Wolfgang Porod,et al.  Clocking structures and power analysis for nanomagnet-based logic devices , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[5]  J.S. Harris,et al.  Magnetic coupled spin-torque devices and magnetic ring oscillator , 2008, 2008 IEEE International Electron Devices Meeting.

[6]  Kaushik Roy,et al.  A design methodology and device/circuit/architecture compatible simulation framework for low-power Magnetic Quantum Cellular Automata systems , 2009, 2009 Asia and South Pacific Design Automation Conference.

[7]  D.A. Antoniadis,et al.  MOSFET Performance Scaling—Part I: Historical Trends , 2008, IEEE Transactions on Electron Devices.

[8]  A Imre,et al.  Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata , 2006, Science.