论文信息 - Latch-up testing in CMOS IC's

Latch-up testing in CMOS IC's

Experimental data obtained by testing CMOS commercial ICs for latchup by means of automatic test equipment are presented. The results unambiguously show that latchup resistance is strongly influenced by interactions among complex structures within the circuit that are overlooked by widely used testing procedures. In particular, it is shown that both multiple pin excitation and static current loading can significantly decrease the component latchup resistance because of effects taking place within the semiconductor as well as through metal lines. >

Roberto Menozzi | Bruno Ricco | M. Lanzoni | Enrico Sangiorgi | Claudio Fiegna

[1] A. H. Johnston,et al. Mechanisms for the Latchup Window Effect in Integrated Circuits , 1985, IEEE Transactions on Nuclear Science.

[2] Ronald R. Troutman. Latchup in CMOS Technology , 1986 .

[3] M.R. Pinto,et al. Two-dimensional numerical analysis of latchup in a VLSI CMOS technology , 1985, IEEE Transactions on Electron Devices.

[4] Enrico Zanoni,et al. Infrared microscopy study of anomalous latchup characteristics due to current redistribution in different parasitic paths , 1989 .

[5] B. Ricco,et al. High holding voltage C-MOS technology with lightly doped source and drain regions , 1987, IEEE Transactions on Electron Devices.

[6] G.J. Hu,et al. A CMOS Structure with high latchup holding voltage , 1984, IEEE Electron Device Letters.

[7] G.J. Hu. A better understanding of CMOS latch-up , 1984, IEEE Transactions on Electron Devices.

[8] W. Fichtner,et al. Temperature dependence of latch-up phenomena in scaled CMOS structures , 1986, IEEE Electron Device Letters.

[9] R. Troutman,et al. Epitaxial layer enhancement of n-well guard rings for CMOS circuits , 1983, IEEE Electron Device Letters.

[10] Roberto Menozzi,et al. Layout dependence of CMOS latchup , 1988 .