Row-based configuration mechanism for a 2-D processing element array in coarse-grained reconfigurable architecture
暂无分享,去创建一个
Xing Wang | Leibo Liu | Shouyi Yin | Shaojun Wei | Min Zhu | Yansheng Wang
[1] Carl Ebeling,et al. Implementing an OFDM receiver on the RaPiD reconfigurable architecture , 2004, IEEE Transactions on Computers.
[2] Scott Hauck,et al. Reconfigurable computing: a survey of systems and software , 2002, CSUR.
[3] Andrea Lodi,et al. A dynamically adaptive DSP for heterogeneous reconfigurable platforms , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[4] Liesbet Van der Perre,et al. Mapping of 40 MHz MIMO SDM-OFDM Baseband Processing on Multi-Processor SDR Platform , 2008, 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems.
[5] Fadi J. Kurdahi,et al. Design and Implementation of the MorphoSys Reconfigurable Computing Processor , 2000, J. VLSI Signal Process..
[6] Bjorn De Sutter,et al. Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder , 2008, J. Signal Process. Syst..
[7] Hideharu Amano,et al. A cost-effective context memory structure for dynamically reconfigurable processors , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.
[8] Bingfeng Mei,et al. Mapping an H.264/AVC decoder onto the ADRES reconfigurable architecture , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[9] Jos Huisken,et al. RECONFIGURABLE ACCELERATORS ENABLING EFFICIENT SDR FOR LOW-COST CONSUMER DEVICES , 2010 .
[10] Longxing Shi,et al. Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications , 2012, IEICE Trans. Inf. Syst..
[11] Tom Vander Aa,et al. Mapping of the AES cryptographic algorithm on a Coarse-Grain reconfigurable array processor , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.
[12] Roberto Guerrieri,et al. A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing , 2010, IEEE Journal of Solid-State Circuits.
[13] Hideharu Amano,et al. Instruction buffer mode for multi-context Dynamically Reconfigurable Processors , 2008, 2008 International Conference on Field Programmable Logic and Applications.
[14] Philip Machanick,et al. Dynamic Cache Switching in Reconfigurable Embedded Systems , 2007, 2007 International Conference on Field Programmable Logic and Applications.
[15] Bjorn De Sutter,et al. Coarse-Grained Reconfigurable Array Architectures , 2018, Handbook of Signal Processing Systems.
[16] Longxing Shi,et al. Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture , 2012, IEICE Trans. Inf. Syst..
[17] Seth Copen Goldstein,et al. PipeRench: A Reconfigurable Architecture and Compiler , 2000, Computer.
[18] V. Derudder,et al. Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..
[19] Reiner W. Hartenstein,et al. A decade of reconfigurable computing: a visionary retrospective , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[20] Reiner W. Hartenstein,et al. Mapping Applications onto Reconfigurable Kress Arrays , 1999, FPL.
[21] Nikil D. Dutt,et al. Integrating Physical Constraints in HW-SW Partitioning for Architectures With Partial Dynamic Reconfiguration , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[22] Pedro C. Diniz,et al. Compiling for reconfigurable computing: A survey , 2010, CSUR.
[23] Andrea Lodi,et al. A Multi-Context Pipelined Array for Embedded Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.
[24] Fadi J. Kurdahi,et al. A framework for reconfigurable computing: task scheduling and context management , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[25] Longxing Shi,et al. Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications , 2012, IEICE Trans. Inf. Syst..
[26] Jürgen Becker,et al. H. 264 Decoder at HD Resolution on a Coarse Grain Dynamically Reconfigurable Architecture , 2007, 2007 International Conference on Field Programmable Logic and Applications.