A 10-Gb/s CMOS clock and data recovery circuit

A 10-Gb/s phase-locked clock and data recovery circuit incorporates a 5-GHz interpolating voltage-controlled oscillator and a half-rate phase detector. The phase detector provides a linear characteristic while retiming and demultiplexing the data with no systematic phase offset. Fabricated in a 0.18-/spl mu/m CMOS technology, the circuit exhibits an rms jitter of 6.6 ps in the recovered clock with random data input of length 2/sup 23/-1. The power dissipation is 99 mW from a 2.6-V supply.

[1]  Behzad Razavi,et al.  Design techniques for low-voltage high-speed digital bipolar circuits , 1994 .

[2]  Muneo Fukaishi,et al.  A 6 Gbps CMOS phase detecting DEMUX module using half-frequency clock , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[3]  Y. Greshishchev,et al.  SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application , 2000, IEEE Journal of Solid-State Circuits.

[4]  F. Schumann,et al.  40 Gb/s integrated clock and data recovery circuit in a silicon bipolar technology , 1998, Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198).

[5]  Albrecht Rothermel,et al.  Clock/data recovery PLL using half-frequency clock , 1997 .