BrNoC: A broadcast NoC for control messages in many-core systems

Abstract The messages exchanged in computational systems fall into two broad categories: data and control messages. Data messages transport data exchanged between tasks at the application layer. In computational systems, several other messages do not belong directly to the application layer. Those messages called control messages are related to the system management. The state-of-the-art shows a grow in the number of proposals employing dedicated NoC architectures for control messages. Dedicated NoCs are employed for, e.g., cache management, security, resource allocation, fault-tolerance, circuit switching, and system monitoring. A common limitation of these proposals is specialization. For example, it is not possible to use a dedicated NoC designed for cache coherence protocols to fault tolerance purposes. This paper presents the BrNoC, which can be employed for different specialized control messages, supporting different protocols. The flexibility of the proposal comes from a dedicated NoC having broadcast as the default transmission mode. The paper presents the BrNoC used in three different scenarios: fault-tolerance, security, management. Results evaluate each scenario, considering the performance, latency, and area cost. The results justify the adoption of the BrNoC as a dedicated NoC for control messages in many-core systems.

[1]  Fernando Gehm Moraes,et al.  HeMPS - a framework for NoC-based MPSoC generation , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[2]  Fault recovery protocol for distributed memory MPSoCs , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[3]  Charles E. Perkins,et al.  Ad-hoc on-demand distance vector routing , 1999, Proceedings WMCSA'99. Second IEEE Workshop on Mobile Computing Systems and Applications.

[4]  Alberto Ros,et al.  ECONO: Express coherence notifications for efficient cache coherency in many-core CMPs , 2013, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).

[5]  Axel Jantsch,et al.  Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Martha Johanna Sepúlveda,et al.  A security aware routing approach for NoC-based MPSoCs , 2016, 2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI).

[7]  Fernando Gehm Moraes,et al.  A non-intrusive and reconfigurable access control to secure NoCs , 2015, 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS).

[8]  Hamid Sarbazi-Azad,et al.  Reconfigurable multicast routing for Networks on Chip , 2016, Microprocess. Microsystems.

[9]  Fernando Gehm Moraes,et al.  Flow oriented routing for NOCS , 2010, 23rd IEEE International SOC Conference.

[10]  Kees G. W. Goossens,et al.  dAElite: A TDM NoC Supporting QoS, Multicast, and Fast Connection Set-Up , 2014, IEEE Transactions on Computers.

[11]  Alexandre M. Amory,et al.  Topology-agnostic fault-tolerant NoC routing method , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Federico Silla,et al.  Cost-Efficient On-Chip Routing Implementations for CMP and MPSoC Systems , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Martha Johanna Sepúlveda,et al.  Reconfigurable security architecture for disrupted protection zones in NoC-based MPSoCs , 2015, 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[14]  Rami G. Melhem,et al.  Déjà Vu Switching for Multiplane NoCs , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[15]  Hyungjun Kim,et al.  Recursive partitioning multicast: A bandwidth-efficient routing for Networks-on-Chip , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[16]  José Duato,et al.  Efficient unicast and multicast support for CMPs , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[17]  Manfred Glesner,et al.  Multicast Parallel Pipeline Router Architecture for Network-on-Chip , 2008, 2008 Design, Automation and Test in Europe.

[18]  Jean-Didier Legat,et al.  A Hybrid Router Combining SDM-Based Circuit Swictching with Packet Switching for On-chip Networks , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.

[19]  Zheng Wang,et al.  An adaptive partition-based multicast routing scheme for mesh-based Networks-on-Chip , 2016, Comput. Electr. Eng..

[20]  George Kornaros,et al.  Real-Time Monitoring of Multicore SoCs through Specialized Hardware Agents on NoC Network Interfaces , 2012, 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum.

[21]  Xiaola Lin,et al.  Deadlock-Free Multicast Wormhole Routing in 2-D Mesh Multicomputers , 1994, IEEE Trans. Parallel Distributed Syst..

[22]  Jiang Jiang,et al.  Efficient Broadcast Scheme Based on Sub-network Partition for Many-Core CMPs on Gem5 Simulator , 2012 .