Test generation at the algorithm-level for gate-level fault coverage

Abstract We present a test generation approach that enables to construct functional test patterns at early stages of the design according to the software prototype of the circuit. The presented approach is based on an input–output pin pair and an input–input–output pin triplet fault models. The basic properties of these models are analyzed. Random test generation was implemented on the base of these fault models. ISCAS’85 and ITC’99 benchmark circuits were used for the experiments. The obtained results for the presented fault models were compared with the gate level test generation. The problem of termination of random search is explored and the solution is proposed.

[1]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[2]  Paolo Prinetto,et al.  A test pattern generation algorithm exploiting behavioral information , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[3]  Mihalis Psarakis,et al.  Test Generation and Fault Simulation for Cell Fault Model using Stuck-at Fault Model based Test Tools , 1998, J. Electron. Test..

[4]  James R. Armstrong,et al.  B-algorithm: a behavioral test generation algorithm , 1994, Proceedings., International Test Conference.

[5]  Fabrizio Ferrandi,et al.  How an "evolving" fault model improves the behavioral test generation , 1997, Proceedings Great Lakes Symposium on VLSI.

[6]  Elizabeth M. Rudnick,et al.  Fast sequential circuit test generation using high-level and gate-level techniques , 1998, Proceedings Design, Automation and Test in Europe.

[7]  John P. Hayes,et al.  Realization-independent ATPG for designs with unimplemented blocks , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[9]  Paolo Prinetto,et al.  Testability analysis and ATPG on behavioral RT-level VHDL , 1997, Proceedings International Test Conference 1997.

[10]  Vacius Jusas,et al.  Functional test generation remote tool , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).

[11]  Joonhwan Yi,et al.  A fault model for function and delay testing , 2001, IEEE European Test Workshop, 2001..

[12]  Fabrizio Ferrandi,et al.  Test Generation and Testability Alternatives Exploration of Critical Algorithms for Embedded Applications , 2002, IEEE Trans. Computers.

[13]  John P. Hayes,et al.  The Coupling Model for Function and Delay Faults , 2005, J. Electron. Test..