A method to build symbolic representations of LOTOS specifications
暂无分享,去创建一个
[1] Teruo Higashino,et al. Hardware synthesis from a restricted class of LOTOS expressions , 1994, PSTV.
[2] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[3] Gerard J. Holzmann,et al. An improvement in formal verification , 1994, FORTE.
[4] Patrick Cousot,et al. Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints , 1977, POPL.
[5] Antti Valmari. A stubborn attack on state explosion , 1992, Formal Methods Syst. Des..
[6] Joseph Sifakis,et al. Compiling Real-Time Specifications into Extended Automata , 1992, IEEE Trans. Software Eng..
[7] Thierry Jéron,et al. On-the-fly verification of finite transition systems , 1992, Formal Methods Syst. Des..
[8] Edmund M. Clarke,et al. Symbolic model checking for sequential circuit verification , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Glynn Winskel,et al. An introduction to event structures , 1988, REX Workshop.
[10] Juan Quemada. Compressed State Space Representation in LOTOS with the Interleaved Expansion , 1991, PSTV.