Design of cross-point metal-oxide ReRAM emphasizing reliability and cost
暂无分享,去创建一个
Cong Xu | Yuan Xie | Norman P. Jouppi | Dimin Niu | Naveen Muralimanohar | N. Jouppi | Yuan Xie | Cong Xu | Dimin Niu | Naveen Muralimanohar
[1] K. Gopalakrishnan,et al. Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (MIEC) at 100% yield , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[2] Tuo-Hung Hou,et al. One selector-one resistor (1S1R) crossbar array for high-density flexible memory applications , 2011, 2011 International Electron Devices Meeting.
[3] Cynthia F. Murphy,et al. The tradeoff between peripheral and area array bonding of components in multichip modules , 1994 .
[4] D. Pappalardo,et al. Charge Pump Circuits: An Overview on Design Strategies and Topologies , 2010, IEEE Circuits and Systems Magazine.
[5] Yuan Xie,et al. Cost-aware three-dimensional (3D) many-core multiprocessor design , 2010, Design Automation Conference.
[6] S. J. Kim,et al. Low power operating bipolar TMO ReRAM for sub 10 nm era , 2010, 2010 International Electron Devices Meeting.
[7] O. Richard,et al. 10×10nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation , 2011, 2011 International Electron Devices Meeting.
[8] Hyunsang Hwang,et al. Diode-less nano-scale ZrOx/HfOx RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications , 2010, 2010 International Electron Devices Meeting.
[9] Heng-Yuan Lee,et al. A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability , 2011, 2011 IEEE International Solid-State Circuits Conference.
[10] Ryutaro Yasuhara,et al. Filament scaling forming technique and level-verify-write scheme with endurance over 107 cycles in ReRAM , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[11] S. Haddad,et al. Non-volatile resistive switching for advanced memory applications , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[12] Yukio Hayakawa,et al. An 8 Mb Multi-Layered Cross-Point ReRAM Macro With 443 MB/s Write Throughput , 2012, IEEE Journal of Solid-State Circuits.
[13] Shoji Sakamoto,et al. An 8Mb multi-layered cross-point ReRAM macro with 443MB/s write throughput , 2012, 2012 IEEE International Solid-State Circuits Conference.
[14] Cong Xu,et al. Design trade-offs for high density cross-point resistive memory , 2012, ISLPED '12.
[15] Said F. Al-Sarawi,et al. An Analytical Approach for Memristive Nanoarchitectures , 2011, IEEE Transactions on Nanotechnology.
[16] Cong Xu,et al. NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Masahide Matsumoto,et al. A 130.7mm2 2-layer 32Gb ReRAM memory device in 24nm technology , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[18] M. Aoki,et al. Sub-$\hbox{100-}\mu\hbox{A}$ Reset Current of Nickel Oxide Resistive Memory Through Control of Filamentary Conductance by Current Limit of MOSFET , 2008, IEEE Transactions on Electron Devices.
[19] Jiale Liang,et al. Cross-Point Memory Array Without Cell Selectors—Device Characteristics and Data Storage Pattern Dependencies , 2010, IEEE Transactions on Electron Devices.
[20] Y. Shih,et al. A forming-free WOx resistive memory using a novel self-aligned field enhancement feature with excellent reliability and scalability , 2010, 2010 International Electron Devices Meeting.
[21] Norman P. Jouppi,et al. CACTI: an enhanced cache access and cycle time model , 1996, IEEE J. Solid State Circuits.
[22] C. Hu,et al. 9nm half-pitch functional resistive memory cell with <1µA programming current using thermally oxidized sub-stoichiometric WOx film , 2010, 2010 International Electron Devices Meeting.
[23] Yiran Chen,et al. Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[24] Kinam Kim,et al. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O(5-x)/TaO(2-x) bilayer structures. , 2011, Nature materials.
[25] Z. Wei,et al. Highly reliable TaOx ReRAM and direct evidence of redox reaction mechanism , 2008, 2008 IEEE International Electron Devices Meeting.
[26] Frederick T. Chen,et al. Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM , 2008, 2008 IEEE International Electron Devices Meeting.
[27] Kinam Kim,et al. Bi-layered RRAM with unlimited endurance and extremely uniform switching , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.
[28] Thomas A. DeMassa,et al. Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.
[29] Frederick T. Chen,et al. Highly scalable hafnium oxide memory with improvements of resistive distribution and read disturb immunity , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).