Exploration of Power Domain Partitioning with Concurrent Task Mapping and Scheduling for Application-Specific Multi-core SoCs
暂无分享,去创建一个
[1] Michael Glaß,et al. Exploration of Power Domain Partitioning for Application-Specific SoCs in System-Level Design , 2016, MBMV.
[2] Minming Li,et al. Maximizing Common Idle Time on Multicore Processors With Shared Memory , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Martin Lukasiewycz,et al. Opt4J: a modular framework for meta-heuristic optimization , 2011, GECCO '11.
[4] Sanjoy K. Baruah,et al. Certification-Cognizant Time-Triggered Scheduling of Mixed-Criticality Systems , 2011, 2011 IEEE 32nd Real-Time Systems Symposium.
[5] Soonhoi Ha,et al. Pipelined data parallel task mapping/scheduling technique for MPSoC , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[6] Minming Li,et al. Maximizing common idle time on multi-core processors with shared memory , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[7] Massoud Pedram,et al. Modeling processor idle times in MPSoC platforms to enable integrated DPM, DVFS, and task scheduling subject to a hard deadline , 2019, ASP-DAC.
[8] Christian Haubelt,et al. A Very Fast and Quasi-accurate Power-State-Based System-Level Power Modeling Methodology , 2012, ARCS.
[9] Arvind,et al. Leveraging rule-based designs for automatic power domain partitioning , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[10] Radu Marculescu,et al. Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[11] Wayne H. Wolf,et al. TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).
[12] Soonhoi Ha,et al. ILP based data parallel multi-task mapping/scheduling technique for MPSoC , 2008, 2008 International SoC Design Conference.
[13] Yu Yang,et al. Clustering-based simultaneous task and voltage scheduling for NoC systems , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[14] Nikitas J. Dimopoulos,et al. FSMD partitioning for low power using simulated annealing , 2008, 2008 IEEE International Symposium on Circuits and Systems.
[15] Martin Lukasiewycz,et al. Cyber-Physical Systems Design for Electric Vehicles , 2012, 2012 15th Euromicro Conference on Digital System Design.
[16] Martin Lukasiewycz,et al. Hybrid Optimization Techniques for System-Level Design Space Exploration , 2017, Handbook of Hardware/Software Codesign.