LER improvement for sub-32nm pitch self-aligned quadruple patterning (SAQP) at back end of line (BEOL)

Critical back end of line (BEOL) Mx patterning at 7nm technology node and beyond requires sub-36nm pitch line/space pattern in order to meet the scaling requirements. This small pitch can be achieved by either extreme ultraviolet (EUV) lithography or 193nm-immersion-lithography based self-aligned quadruple patterning (SAQP). With enormous challenges being faced in production readiness of EUV lithography, SAQP is expected to be the front up approach for Mx grid patterning for most of industry. In contrast to the front end of line (FEOL) fin patterning, which has successfully deployed SAQP approach since 10nm node technology, BEOL Mx SAQP is challenging owing to the required usage of significantly lower temperature budgets for film stack deposition. This has an adverse impact on the material properties of the as-deposited films leading to emergence of several challenges for etch including selectivity, uniformity and roughness. In this presentation we will highlight those unique etch challenges associated with our BEOL Mx SAQP patterning strategy and summarize our efforts in optimizing the patterning stack, etch chemistries & process steps for meeting the 7nm technology node targets. We will present comparison data on both organic and in-organic mandrel stacks with respect to LER/LWR & CDU. With LER being one of the most critical targets for 7nm BEOL Mx, we will outline our actions for optimization of our stack including resist material, mandrel material, spacer material and others. Finally, we would like to update our progress on achieving the target LER of 1.5 nm for 32nm pitch BEOL SAQP pattern.

[1]  Guido Schiffelers,et al.  EUV lithography: NXE platform performance overview , 2014, Advanced Lithography.

[2]  D. Graves,et al.  Plasma-polymer interactions: A review of progress in understanding polymer resist mask durability during plasma etching for nanoscale fabrication , 2011 .

[3]  Evangelos Gogolides,et al.  Towards an integrated line edge roughness understanding: metrology, characterization, and plasma etching transfer , 2013, Advanced Lithography.

[4]  Peter Biolsi,et al.  Challenges and mitigation strategies for resist trim etch in resist-mandrel based SAQP integration scheme , 2015, Advanced Lithography.

[5]  Akiteru Ko,et al.  Dual frequency mid-gap capacitively coupled plasma (m-CCP) for conventional and DSA patterning at 10nm node and beyond , 2014, Advanced Lithography.

[6]  A. Bazin,et al.  Mechanisms involved in HBr and Ar cure plasma treatments applied to 193 nm photoresists , 2009 .

[7]  Shoji Mimotogi Extension of patterning technologies down to sub-10nm half pitch , 2013, Advanced Lithography.

[8]  Chris Toumey Less is Moore. , 2016, Nature nanotechnology.

[9]  Muhammad Muqarrab Bashir Modeling reliability in copper/low-k interconnects and variability in CMOS , 2011 .

[10]  M. D. Giles,et al.  The ultimate CMOS device and beyond , 2012, 2012 International Electron Devices Meeting.

[11]  Akiteru Ko,et al.  Towards electrical testable SOI devices using Directed Self-Assembly for fin formation , 2014, Advanced Lithography.

[12]  Olivier Joubert,et al.  Unbiased line width roughness measurements with critical dimension scanning electron microscopy and critical dimension atomic force microscopy , 2012 .