A 110-nW in-channel sigma-delta converter for large-scale neural recording implants

Advancement in wireless and microsystems technology have ushered in new devices that can directly interface with the central nervous system for stimulating and/or monitoring neural circuitry. In this paper, we present an ultra low-power sigma-delta analog-to-digital converter (ADC) intended for utilization into large-scale multi-channel neural recording implants. This proposed design, which provides a resolution of 9 bits using a one-bit oversampled ADC, presents several desirable features that allow for an in-channel ADC scheme, where one sigma-delta converter is provided for each channel, enabling development of scalable systems that can interface with different types of high-density neural microprobes. The proposed circuit, which have been fabricated in a TSMC 180-nm CMOS process, employs a first order noise shaping topology with a passive integrator and a low-supply voltage of 0.6 V to achieve ultra low-power consumption and small size. The proposed ADC clearly outperforms other designs with a power consumption as low as 110 nW for a precision of 9 bits (11-fJ per conversion), a silicon area of only 82 μm × 84 μm and one of the best reported figure of merit among recently published data converters utilized in similar applications.

[1]  Kofi A. A. Makinwa,et al.  A 6.3 µW 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 µV Offset , 2013, IEEE Journal of Solid-State Circuits.

[2]  Mohamad Sawan,et al.  A novel multichannel analog-to-time converter based on a multiplexed sigma delta converter , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[3]  Ping Chen,et al.  A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  J. Roh,et al.  A 0 . 9V 60-� W 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic Range , 2008 .

[5]  Maysam Ghovanloo,et al.  An Inductively Powered Scalable 32-Channel Wireless Neural Recording System-on-a-Chip for Neuroscience Applications , 2010, IEEE Transactions on Biomedical Circuits and Systems.

[6]  Sha Tao,et al.  A Power-Efficient Continuous-Time Incremental Sigma-Delta ADC for Neural Recording Systems , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Lei Liu,et al.  A 100-Channel 1-mW Implantable Neural Recording IC , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Mohamad Sawan,et al.  A Single-Chip Full-Duplex High Speed Transceiver for Multi-Site Stimulating and Recording Neural Implants , 2016, IEEE Transactions on Biomedical Circuits and Systems.

[9]  Moo Sung Chae,et al.  Design Optimization for Integrated Neural Recording Systems , 2008, IEEE Journal of Solid-State Circuits.

[10]  Maysam Ghovanloo,et al.  A dual slope charge sampling analog front-end for a wireless neural recording system , 2014, 2014 36th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[11]  Mohamad Sawan,et al.  A Mixed-Signal Multichip Neural Recording Interface With Bandwidth Reduction , 2009, IEEE Transactions on Biomedical Circuits and Systems.

[12]  Franco Maloberti,et al.  A 105-dB SNDR, 10 kSps multi-level second-order incremental converter with smart-DEM consuming 280 µW and 3.3-V supply , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).

[13]  Yi-Gyeong Kim,et al.  A 0.9-V 60-$\mu{\hbox {W}}$ 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic Range , 2008, IEEE Journal of Solid-State Circuits.

[14]  Anthony Chan Carusone,et al.  A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs , 2012, IEEE Journal of Solid-State Circuits.

[15]  Maysam Ghovanloo,et al.  An inductively powered scalable 32-channel wireless neural recording system-on-a-chip for neuroscience applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).