Compact hardware architectures for BLAKE and LAKE hash functions
暂无分享,去创建一个
[1] Akashi Satoh,et al. ASIC hardware focused comparison for hash functions MD5, RIPEMD-160, and SHS , 2005, International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II.
[2] Willi Meier,et al. SHA-3 proposal BLAKE , 2009 .
[3] Panu Hämäläinen,et al. Compact hardware design of Whirlpool hashing core , 2007 .
[4] Vincent Rijmen,et al. A compact FPGA implementation of the hash function whirlpool , 2006, FPGA '06.
[5] A. H. Namin,et al. Hardware Implementation of the Compression Function for Selected SHA-3 Candidates , 2009 .
[6] Stamatis Vassiliadis,et al. Improving SHA-2 Hardware Implementations , 2006, CHES.
[7] N. Felber,et al. Hardware Comparison of the Hash Function Candidates RADIOGATÚN, MAME, and LAKE , 2008, 2008 NORCHIP.
[8] Georg Neubauer,et al. Compact Hardware Implementations of the SHA-3 Candidates ARIRANG, BLAKE, Gröstl, and Skein , 2009, IACR Cryptol. ePrint Arch..
[9] Máire O'Neill,et al. High-speed & Low Area Hardware Architectures of the Whirlpool Hash Function , 2007, J. VLSI Signal Process..
[10] Willi Meier,et al. The Hash Function Family LAKE , 2008, FSE.
[11] Akashi Satoh,et al. ASIC-hardware-focused comparison for hash functions MD5, RIPEMD-160, and SHS , 2007, Integr..