论文信息 - PowerPC 603, a microprocessor for portable computers

PowerPC 603, a microprocessor for portable computers

The PowerPC 603 incorporates a variety of features to reduce power dissipation: dynamic idle-time shutdown of separate execution units, low-power cache design, and power considerations for standard cells, data-path elements, and clocking. System-level features include three software-programmable static power management modes and a hardware-programmable phase-lock loop. Operating at 80 MHz, the 603 typically dissipates 2.2 W, while achieving an estimated 75 Specint92 and 85 Specfp92.<<ETX>>

[1] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .

[2] T.E. Bell. Incredible shrinking computers , 1991, IEEE Spectrum.

[3] Hector Sanchez,et al. The PowerPC 603 microprocessor: a low-power design for portable applications , 1994, Proceedings of COMPCON '94.

[4] Craig Hunter,et al. Balancing structured and ad-hoc design for test: testing of the PowerPC 603 microprocessor , 1994, Proceedings., International Test Conference.

[5] Christer Svensson,et al. Trading speed for low power by choice of supply and threshold voltages , 1993 .

[6] Brad Burgess,et al. The PowerPC 603 microprocessor: performance analysis and design trade-offs , 1994, Proceedings of COMPCON '94.

[7] Kaushik Roy,et al. Circuit activity based logic synthesis for low power reliable operations , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[8] Bradley G. Burgess,et al. The PowerPC 603 microprocessor: a high performance, low power, superscalar RISC microprocessor , 1994, Proceedings of COMPCON '94.